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Abstract
Digitally Controlled Class-D Audio Ampliﬁer
CA. van der Merwe
Department of Electrical and Electronic Engineering,
University of Stellenbosch,
Private Bag X1, Matieland 7602, South Africa.
Thesis: MEng (Elec)
December 2016
Class-D audio ampliﬁers have become increasingly popular due to the fact that they use
transistors as switches to amplify audio and do not operate them in their linear region,
as is the case with other classes of ampliﬁers. This ensures that class-D ampliﬁers have
very high eﬃciencies, making them a lot smaller than their counterparts.
Traditionally, class-D ampliﬁers have been controlled using analogue circuits. This
thesis will discuss the digital control of a class-D ampliﬁer. The goal is to implement the
ampliﬁer using only a switching output stage, demodulation ﬁlter, simple analogue-to-
digital converter and an FPGA with peripheral components. This will make it possible
for further work to reduce the ampliﬁer to a single integrated circuit and output stage,
making it even more compact than its analogue-controlled counterpart while maintaining
equivalent performance.
The controller design is done in the z-domain with the PWM modelled as a sampling
operation. A mathematical expression is obtained to determine the PWM input signal
from which the comparator small-signal gain is calculated. Ripple compensation is im-
plemented to ensure that the comparator small-signal gain remains constant. The main
challenge in the controller design is adequately attenuating the quantization noise, which
is induced into the system by the digital PWM and the analogue-to-digital converter.
This is done by ensuring that the system has a high gain across the audio band (20 Hz
to 20 kHz). Simulations are done in an environment emulating that of the FPGA. VHDL
is used to practically implement the controller. A system setup is constructed using
pre-designed hardware and experimental results are presented.
ii
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Uittreksel
Digitaal Beheerde Klas-D Klank Versterker
(Digitally Controlled Class-D Audio Ampliﬁer)
CA. van der Merwe
Departement Elektriese en Elektroniese Ingenieurswese,
Universiteit van Stellenbosch,
Privaatsak X1, Matieland 7602, Suid Afrika.
Tesis: MIng (Elek)
Desember 2016
Klas-D klank versterkers het onlangs baie populêr begin raak te danke aan die feit dat
hulle seine versterk deur transistors as skakelaars te gebruik. Ander klasse van versterkers
dryf gewoonlik transistors aan in hul lineêre gebied. Klas-D versterkers is dus baie meer
eﬀektief as ander versterkers wat veroorsaak dat hulle baie kleiner gemaak kan word as
die van ander klasse.
Klas-D klank versterkers word tradisioneel beheer deur analoog bane. Hierdie tesis
behels die digitale beheer van 'n klas-D klank versterker. Die doel is om die versterker te
implementeer deur net 'n uittreestadium, demodulasie ﬁlter, analoog-na-digitaal omsetter
en FPGA te gebruik. Dit sal dit moontlik maak om in toekomstige werk die versterker
te implementeer deur slegs 'n uittreestadium en 'n enkele geïntegreerde stroombaan te
gebruik. Hierdie sal die versterker nog kleiner as sy analoog beheerde eweknie maak,
terwyl dit ekwivalente verrigting handhaaf.
Die beheerder ontwerp is in die z-vlak gedoen waar die PWM gemodelleer word as
'n monster operasie. 'n Wiskundige uitdrukking is afgelei om die PWM intreesein te
bereken. Hierdie uitdrukking word dan gebruik om die kleinseinaanwins van die vlak-
vergelyker te bereken. Riﬀelkompensasie word geïmplimenteer om te verseker dat die
kleinseinaanwins konstant bly. Die hoof uitdaging van die beheerder ontwerp is om die
kwantiseringsruis, wat deur die digitale PWM en die analoog-na-digitaal omsetter ver-
oorsaak word, genoeg te onderdruk. Hierdie word bereik deur te verseker dat die sisteem
iii
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UITTREKSEL iv
'n hoë aanwins het oor die hele klank spektrum (20 Hz - 20 kHz). Simulasies word gedoen
in 'n omgewing wat die van die FPGA naboots en VHDL word gebruik om die beheerder
prakties te implementeer. Die sisteem word gebou uit voorheen ontwikkelde hardware en
eksperimentele resultate word getoonset.
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Chapter 1
Introduction
1.1 Background
Class-D audio ampliﬁers have become increasingly popular due to the fact that they
can produce high quality audio while operating at very high eﬃciencies. These high
eﬃciencies can be achieved due to the fact that in a class-D ampliﬁer, the transistors in
the output stage are used as switches and not operated in their linear region as is the
case with class-A, class-AB and other, more traditional, ampliﬁer topologies. In an ideal
output stage, this results in the transistors never having current ﬂowing through them
while having a voltage across them, resulting in theoretical power losses of zero. The high
eﬃciencies of class-D ampliﬁers give them the advantage of being a lot smaller physically
since they do not require the large heat sinks that are necessary with other classes of
ampliﬁers.
Class-D ampliﬁers are divided into two categories according to the way they obtain
their carrier signal. The ampliﬁer is either self-oscillating, where feedback from the output
is used to create the ampliﬁer's own carrier signal by operating in a limit cycle [1], or
externally clocked, where external circuitry is used to create a carrier signal. One of the
biggest drawbacks of self-oscillating class-D ampliﬁers is, however, that the oscillation
frequency varies along with the modulation index [2]. This can potentially cause audible
beat tones in a multi-channel audio system.
Traditionally, both self-oscillating and externally clocked ampliﬁers have been con-
trolled using anologue circuits. The following work will however discuss a digitally
controlled class-D ampliﬁer which will consist of an output stage, FPGA and a simple
analogue-to-digital converter (ADC). A ﬁeld-programmable gate array (FPGA) is used
in order to utilize VHDL coding which will enable future work to implement the control
of the ampliﬁer, including the ADC, into a single integrated circuit (IC). This will enable
the ampliﬁer to be even smaller than its analogue controlled counterpart.
1
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1.2 Basic Operation Overview
The basic principles upon which a class-D ampliﬁer operates are very similar to that of
a DC to AC converter. A basic half-bridge conﬁguration is shown in Figure 1.1. The
two MOSFET switches, S1 and S2, are switched complimentary by gate signals generated
using pulse-width modulation (PWM). The PWM signal is obtained by comparing a high-
frequency carrier signal, typically a triangle or sawtooth waveform, to a low-frequency
reference signal. Given a sinusoidal reference signal the output voltage Vo is described by
Vo(t) = maVssin(w1t). (1.1)
It is clear that the amplitude modulation index ma and Vs, which is equal to half of
the bus voltage, have a signiﬁcant inﬂuence on the gain of the system. The amplitude
modulation index is deﬁned by
ma =
Ar
Acs
, (1.2)
where Ar is the amplitude of the reference signal and Acs the amplitude of the carrier
signal. The frequency modulation index is deﬁned by
mf =
fr
fcs
, (1.3)
where fr is the frequency of the reference signal and fcs the frequency of the carrier signal
(which is equal to the switching frequency).
Using a triangle waveform as the carrier can result in pulse skipping if the system has
a very high gain. A sawtooth carrier cs(t) is thus commonly used in class-D ampliﬁers,
along with an audio signal as the reference signal r(t). The use of an audio signal as
r(t)
+
−
cs(t)
1
−1
−Vs
p(t)
+Vs
Lf
Cf
tOutput
Vo
Vo
RL
tPWM
V
Sawtooth Carrier
Reference
S1
S2
Figure 1.1: Basic Class-D conﬁguration
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the reference signal is thus the deﬁning diﬀerence between a DC to AC converter and a
class-D ampliﬁer as this will result in time-varying amplitude and frequency modulation
indexes.
A demodulation ﬁlter is used to remove the high-frequency components, which are
present at harmonics of the switching frequency and their associated side-bands, from
the ampliﬁed PWM signal p(t). An ampliﬁed version of the reference signal is also con-
tained within p(t) [3]. The demodulation ﬁlter is a second order low-pass ﬁlter and the
high-frequency harmonics exhibit a ﬁrst order decrease with frequency [4]. The corner
frequency of the demodulation ﬁlter is therefore chosen to adequately attenuate all fre-
quencies above the audio band. The audio band is from 20 Hz to 20 kHz. The switching
frequency needs to be notably higher than 20 kHz to avoid aliasing.
The basic class-D topology does, however, have several drawbacks. The open-loop
performance of the system is limited by the non-linearities and imperfections introduced
by the output stage and demodulation ﬁlter. These aspects include pulse timing and am-
plitude errors, electromagnetic interference (EMI) and power supply rejection which is
essentially zero due to the amplitude of the output signal being modulated by the power
supply. The demodulation ﬁlter leads to the frequency response of the ampliﬁer being
load dependent. The inductor's non-linear characteristics also contribute distortion and
increase the ampliﬁer's output impedance [4, 5]. The best way to overcome these draw-
backs is to implement a global negative feedback loop. Global feedback is implemented
by closing a loop around all the stages of the ampliﬁer as a whole, in eﬀect subtracting
the output from the input of the system. Local feedback in turn, is when a feedback loop
is only closed around a section of the ampliﬁer. Global feedback does, however, give rise
Vi
FPGA
+
− Controller Comparator
tPWM
V
Power
Stage
Lf
Cf
tOutput
V
Vo
RL
A/D
Converter
Figure 1.2: Digitally controlled Class-D setup
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to high-frequency components, including quantization noise, being aliased into the audio
band since the comparator acts as a sampling operation [1].
It is important to note that the common term "digital ampliﬁer", which is often used
to describe class-D ampliﬁers, is deceiving. The power stage as seen in Figure 1.1 is clearly
analogue. All class-D ampliﬁers are inherently analogue but can be classiﬁed as either
analogue or digitally controlled. Figure 1.2 illustrates the conﬁguration of a digitally
controlled class-D audio ampliﬁer. Here it can be seen that the basic elements as seen
in Figure 1.1 are all present with the addition of a controller and a global feedback loop
containing an ADC. The comparator and controller is implemented using an FPGA and
the ADC is used to digitise the feedback signal. The biggest drawback of the digitally
controlled conﬁguration is that it induces quantization noise into the system. The choice
of ADC is thus very important as its performance can be detrimental to the system if it
does not exceed the performance requirements which were initially set for the ampliﬁer.
1.3 Objectives
The main goal of this thesis is to practically implement a digitally controlled Class-D
ampliﬁer. This implies that the system has to consist of only an output stage, analogue-
to-digital converter (ADC) and an FPGA. The FPGA must be used to implement the
controller using VHDL and the ADC to digitise the output signal for feedback purposes.
The system must be designed to implement and accommodate the following aspects:
 Ripple compensation.
 An anti-windup scheme.
 Accurate discrete-time domain comparator model.
 Control topology which can be implemented in an FPGA.
 A sigma-delta analogue-to-digital converter to digitise the output signal for global
feedback.
 An open-loop controller gain of 50 dB or more across the audio band (20 Hz -
20 kHz).
The focus of the project must, however, remain on the modelling and implementation of
the control system and not the output stage. It is desirable for the ampliﬁer to provide
state-of-the-art audio performance. For this to be achieved, the following objectives were
set for the closed-loop performance of the ampliﬁer:
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 A ﬂat frequency response, which does not vary more than 0.15 dB across the audio
band.
 A THD+N measurement of less than 0.006 % in the audio band.
 A stable system with both 4.1 Ω and 8.2 Ω loads.
1.4 Thesis Outline
Chapter 2 covers the theoretical background which forms the foundation of the thesis.
Distortion mechanisms, comparator models, ripple compensation and controller topolo-
gies are discussed. Anti-windup schemes are also investigated.
Chapter 3 discusses the design and modelling of the system. The stability of the
system is determined using a root-locus plot and it is determined whether the designed
system meets the fundamental operation requirements. An equation for the PWM input
gradient is derived and the system's noise-transfer function is analysed.
Chapter 4 presents the simulation setup which is used to verify the operation of the
controller. The simulation is done using Simulink. The results are analysed and conﬁrms
that the controller's performance meets the desired requirements.
Chapter 5 discusses the practical implementation of the controller using an FPGA.
The hardware setup of the total system is discussed along with the operating frequencies
of the diﬀerent components. The system ﬂow is also discussed.
Chapter 6 presents the practical measurements of the ampliﬁer. The practical re-
sults are compared to the simulated results and proof of concept is conﬁrmed as the
system functions correctly. Practical results, however, are not of the same standard as
the simulated results and the ampliﬁer does not provide the required state-of-the-art
performance.
Chapter 7 discusses the conclusions which were made following the work done in the
thesis. Recommendations regarding further work are made.
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Theoretical Background
2.1 Distortion Mechanisms
It is shown in [3] that an ideal class-D output stage only has one source of distortion in
the audio band which is the side-bands of the carrier signal. This is not the case in a
practical circuit where the output stage is not ideal. Along with the several distortion
mechanisms of the basic class-D conﬁguration already mentioned in Section 1.2, the rest
of the mechanisms are discussed in depth in [3] and [5]. Of these, pulse-timing errors are
responsible for the most distortion of the output signal. Pulse-timing errors are caused
by dead time [3]. Most of these distortion mechanisms are mitigated by implementing a
global negative feedback loop, however, dead time still has a big inﬂuence on the distortion
of the output signal along with the aliased high-frequency components and quantization
noise induced by the global negative feedback loop.
2.1.1 Dead Time
The basic operation of a class-D ampliﬁer, which was discussed in Section 1.2, illustrates
that the system operates in a similar way to a DC to AC converter and that the two
MOSFET switches are switched complimentary. In a practical circuit it is, however, not
possible for a MOSFET to switch on or oﬀ instantaneously and there will be a short time
during which it will operate in its linear region. This entails that the switch will have
a voltage across it, along with current running through it. This could potentially cause
that both the switches conduct current simultaneously. This will in turn short circuit
the DC bus capacitors and a large amount of shoot-through current will ﬂow through
the device, potentially damaging the device. In order for the system to prevent this from
happening, the modulator waits for a time period tdt after turning a switch oﬀ before
turning on the other switch. The time period when both switches are oﬀ, is called dead
6
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time. Figure 2.2 illustrates the waveforms of a basic power stage with output ﬁlter. The
S2
+Van
S1+
−
−
+
− Vs
Vs
D2
D1
Lf iL
Cf
Vo
RL
Figure 2.1: Power switching stage with output ﬁlter.
gate signals of S1 and S2 are shown along with the unﬁltered output voltage Van. The
ideal waveforms are visible in grey while the waveforms when dead time is implemented
are visible in black. It is important to note that the dead time was exaggerated in this
example to illustrate the concept and is much shorter in a practical circuit. The ﬁrst
transition which is observed is when S1 switches on and S2 switches oﬀ. In the dead time
before S1 switches on, diode D2 will conduct current if iL > 0 and the output voltage Van
is equal to Vs. It is important to notice that the ideal voltage is equal to −Vs in this case.
When iL < 0, diode D1 will conduct during the dead time and the Van = Vs which is the
t
Van when iL < 0
t
Van when iL > 0
tS2 gate signal
tS1 gate signal
Area Increase
Vs
Area Decrease
Vs
tdt
Figure 2.2: Converter waveforms with dead time adapted from [5].
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same as the ideal output voltage. The area of the output voltage pulse is thus decreased
in case of il < 0. The second transition is the opposite of the ﬁrst, meaning that S1 now
switches oﬀ with S2 switching on. Here it can be seen that the area of the output voltage
Van will increase in case of iL < 0. The eﬀect of dead time on the output voltage of the
converter is thus clearly illustrated.
When the amplitude modulation index ma of the system is small, dead time only
causes a time delay of tdt in the system. This happens due to the double polarity change
that occurs every switching cycle in the inductor current. This is, however, not the
case with large values of ma where the polarity of the inductor current is constant for
several switching cycles and is essentially determined by that of the reference signal. The
unﬁltered voltage error is thus dependent on the polarity of the reference signal. Along
with the odd harmonic distortion in the audio band caused by dead time, it was also
shown in [3] that the magnitude of the side-band switching harmonics increases in the
audio band for large values of the amplitude modulation indexma. It is important to note
that pulse-timing errors increase when the switching frequency of the system is increased.
The distortion of the output signal also increases with longer dead times.
2.1.2 Quantization Noise
When analysing an analogue signal, it is possible to attain an exact amplitude value for
every instance in time. Digital signals are obtained from their analogue counterparts by
sampling a series of values at certain instances in time. During this process, sampling
represents the time and quantization the value of the measurement. The sampling time
determines the bandwidth and quantization the resolution of the signal characterization.
For a digital signal to exactly replicate it's analogue counterpart, an inﬁnite amount of
samples will have to be taken and every sample will need an inﬁnite word length. This is
not practically possible. A measuring error is thus introduced since the system's resolution
is limited by the quantization. This induces quantization noise into the system [6].
Figure 2.3 illustrates the basic quantization process. It can be seen that the inﬁ-
nite amount of amplitude values of the analogue signal is converted to digital values by
rounding up or down to the closest available digital value and retaining that value for
the duration of the sampling period. The quantization error is the diﬀerence between the
actual analogue value and the rounded digital value. This process is known as uniform
quantization as the amplitudes of the analogue signal is mapped into words with equal
bit sizes. Increasing the word length of the quantization levels will improve the quality
of the digital signal and decrease the quantization error. This is due to the fact that a
longer word length provides more amplitude levels, in turn increasing the resolution of
the signal characterization. Increasing the sampling frequency will also reduce the quan-
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Figure 2.3: Quantization Example.
tization error as this will result in the digital value being updated more frequently and
thus also increase the bandwidth.
2.2 Modelling of Pulse-Width-Modulator Loops
The pulse-width modulator is an integral part of the system. Traditionally, the pulse-
width modulator's only non-linear element, which is the comparator, is modelled as an
equivalent gain [7]. In [1] and [8] this traditional model is discussed at length and it
is shown that modelling the PWM as an equivalent gain results in inaccurate stability
margins as the high-frequency behaviour of the comparator is not accounted for. An
accurate model of the PWM, which accounts for the non-linear eﬀects such as aliasing
and the emergence of image components, is also presented. The following section will
discuss the model in detail and the integration thereof into closed-loop systems.
2.2.1 Comparator Small-Signal Models
The small-signal model describes the response deviation of the system when a small-
amplitude perturbation signal is added to the input. This is done with the system lin-
earised around a steady-state operating point. When a double-edged modulator is used,
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Figure 2.4: Small-signal comparator model [1].
steady-state operation can only be achieved when the duty cycle is equal to 50 %. This is
achieved by given the system an input of zero and is one of the major disadvantages of a
double-edged modulator. The small-signal model of a single-sided modulator is, however,
linear and time invariant as long as the duty cycle remains constant. In [1] a concep-
tional small-signal model of an ideal comparator is presented for a generalised carrier.
This model can be seen in Figure 2.4. The comparator is modelled by the gain G, which
is followed by the power stage - implemented by saturation to the supply voltage VDD.
By letting G tend towards inﬁnity, an ideal comparator model is obtained. The model
consists of two ideal comparators of which one receives the large steady-state signal fls(t)
as input, referred to as the reference system. The other comparator also receives fls(t),
but a small-amplitude perturbation signal fss(t) is superimposed and is referred to as the
perturbed system. The small-signal response is obtained by subtracting the output of
the reference system from the output of the perturbed system.
Figure 2.5 illustrates the eﬀect the small-signal component will have on a single-edge
naturally-sampled pulse-width modulator [1]. It is assumed that the PWM has control
logic which ensures that the system only responds to the ﬁrst crossing between the input
signal and the carrier signal. The amplitude of the carrier is also assumed to be equal to
1. It is clear that the large steady-state input signal fls(t) and f(t), which is obtained
by adding the small perturbation signal fss(t) to fls(t), intersects the sawtooth carrier
at diﬀerent points in time. This results in the PWM output being amended by a narrow
rectangular pulse with a duration of 4T and an amplitude of 2. The small-signal PWM
response p˜(t) can be described as a train of impulses, as a narrow rectangular pulse will
be present in every switching cycle. The small-signal PWM response is thus equivalent
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to a Dirac comb with a frequency of fs. The comparator can eﬀectively be modelled as a
sampling operation since, when working in the time-domain, multiplication with a Dirac
comb is identical to sampling.
To calculate the small-signal gain, it is necessary to determine the area of these pulses.
Figure 2.6 shows a zoomed view of the section surrounded by the ellipse in Figure 2.5.
The gradient of the carrier is 2
Ts
. Basic geometry is used to derive
2
Ts
4 T = fls(tsp +4T ) + fss(tsp +4T )− fls(tsp). (2.1)
The pulse duration can then be determined by
4 T ≈ fss(tsp)
2
Ts
− f˙(tsp)
. (2.2)
The distance between the steady-state signal fls(t) and f(t) at the sampling point tsp is
denoted by fss(tsp). Ts is the switching period and f˙(tsp) is the gradient of f(t) at tsp.
The area of the rectangular pulse in Figure 2.5 is given by
A = 24 T. (2.3)
The strength of each impulse can be determined by
Strength of impulse =
[
2
2fs − f˙(tsp)
]
fss(tsp). (2.4)
t
1
−1
Ts
t
−1
1
Carrier
Narrow rectangular pulse
△T
Area = A
f(t) = fls(t) + fss(t)
tsp
fls(t)
Figure 2.5: Small-signal carrier crossing.
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Figure 2.6: Small-signal transition point analysis.
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Figure 2.7: PWM Small-signal model.
At this point it is important to note that the strength of each impulse is dependent on
the gradient of f(t) and proportional to fss at the sampling point tsp. Equation 2.4 can
then be written as
A ≈ KssTsfss(tsp), (2.5)
where the small-signal gain Kss is given by
Kss =
[
2fs
2fs − f˙(tsp)
]
. (2.6)
A block diagram of the PWM small-signal model can be seen in Figure 2.7. It is modelled
as a sampling operation with the sampling frequency equal to the switching frequency
of the system. This is followed by the equivalent small-signal gain Kss and an impulse
generator. A sample is taken where the carrier signal and the input signal dissect each
other. The sample is then multiplied by Kss after which the impulse generator will
generate a pulse with a strength of fssKss. Thereafter the signal is multiplied by the
switching period Ts. The previously mentioned controller logic ensures that this process
only happens once per switching period.
When integrated into a basic system, as seen in Figure 2.8a, the PWM output signal
will be passed through a low-pass ﬁlter. A feedback loop will be implemented using
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the output of the low-pass ﬁlter as the source of the feedback. The signal then also
passes through a compensator before reaching the comparator input. This means that
the signal will have a periodic ripple component when reaching the comparator input.
In [1] it is observed that the comparator gain is eﬀectively reduced, compared to open-loop
operation, by the ripple feedback component. This implies that the ripple component, and
thus Kss, is dependent on the duty cycle of the system. In a practical system this makes
it impossible to accurately compensate for Kss, as it is constantly changing. Section 2.4
discusses ripple compensation techniques that makes the ripple gradient independent of
the duty cycle, causing Kss to be more constant and making it possible to accurately
compensate for Kss.
2.2.2 Integrating the Small-Signal Model into a Closed-Loop
System
A basic closed-loop system can be seen in Figure 2.8a. Global negative feedback is
implemented along with a basic compensator Gc(s). The time delay function accounts for
any practical time delay the system might have while the power stage is simply modelled
as the gain Vd. An output ﬁlter F (s) is also included. The traditional PWM model,
where the comparator is simply modelled by a unity gain, is used and the open-loop
transfer function is depicted by
GOL = Gc(s)Vde
−stdF (s). (2.7)
Figure 2.8b shows a system where the PWM small-signal model discussed earlier in this
section is implemented. A small-signal compensation term, of which the value is the
inverse of Kss, is added to negate the eﬀect of Kss. It can be seen that the area between
the sampling operation and the impulse generator is in the discrete-domain. Using block
diagram manipulation Figure 2.8b is used to obtain Figure 2.8c. The stability of the
system is now solely dependent on Gc(z), which is obtained from [1] and given by
Gc(z) = Z{Gc(s)F (s)KcVde−std}. (2.8)
The Z symbol refers to the z-transform using the impulse invariance method discussed in
section 2.3. Given that the loop stability analysis can now be done in the discrete-time
domain, the accuracy of the loop stability analysis will improve in comparison with the
traditional average model. This will also make it possible to model the frequency response
of the comparator accurately up to the switching frequency [5].
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Figure 2.8: System models with traditional and z-domain comparator models.
2.3 Impulse Invariance Method
There are several methods which can be used to convert a continuous-time transfer func-
tion G(s) to the discrete-time domain transfer function G(z). The small-signal model
which is discussed in Section 2.2 demonstrates that both the input and the output of the
loop ﬁlter are sampled signals due to the sampling nature of the comparator. The impulse
invariance method is therefore appropriate to convert G(s) to G(z) since the behaviour
of the comparator is very similar to that of the impulse invariance discretisation method.
This method entails determining the z-transform of the sampled impulse-response of the
system [5]. This method will, however, result in a non-zero value for gi(k = 0), which is
the ﬁrst sample of the impulse response. Due to the fact that a practical system is causal,
the system will always have a propagation delay of at least one sample [1]. A possible
solution to this problem is to simply remove the response at time zero after performing
the z-domain transform as can be seen in
G(z) = Ĝ(z)− ĝi(k = 0), (2.9)
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where Ĝ(z) is the z-transform of G(s) using the standard impulse invariance method.
An alternative method, which utilises the standard impulse invariance method and
accounts for the propagation delay of the system, is proposed in [5]. Figure 2.9 illustrates
the basic principle of the proposed method. The time delay of the system is denoted by td.
fsw
∆(s)
δ(t)
Gc(s) e−std
Gi(s)
gi(t)
fsw
Gi(z)
gi(kTs)
Figure 2.9: Simpliﬁed block diagram illustrating the impulse invariance method.
It is assumed that the form of the transfer function G(s), which is obtained by expanding
Gc(s) into partial fractions and adding the time delay of the system, is equivalent to
G(s) = e−std
1
s+ p
. (2.10)
The continuous-time domain impulse response is obtained from [9] as
gi(t) = e
−p(t−td)µ(t− td), (2.11)
where the step-function µ(τ) is deﬁned as
µ(τ) =
{
0 if τ < 0
1 if τ ≥ 0 . (2.12)
The continuous-time impulse response gi(t) can then be discretised by letting t = kTs
where Ts is the sampling time and k the number of the sample. The discrete-time impulse
response is given by
gi(kTs) = e
−p(kTs−td)µ(kTs − td), k = 0, 1, 2, ..., N, (2.13)
where N is the number of samples taken.
It is clear that the ﬁrst sample of the discrete-time impulse response will be zero. It
is assumed that td is shorter than Ts and will therefore only inﬂuence the ﬁrst sample.
The z-transform of gi(kTs) can be calculated and manipulated, as in [5], to obtain the
s-domain to z-domain transformation
Gi(z) = e
ptd
e−pTs
z − epTs . (2.14)
The z-transform is essentially a summation of the individual terms and the total z-
transform is therefore given by
G(z) = Ts
N∑
n=1
Ane
pntd
e−pnTs
z − e−pnTs . (2.15)
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The transform is multiplied by Ts in order to ensure that the transfer function has equiva-
lent DC gains in the two diﬀerent domains. An is a constant coeﬃcient obtained through
partial fraction expansion of the s-domain transfer function. It can also be seen that the
propagation delay of the system will only aﬀect the location of the z-domain zeros.
According to [10] any proper transfer function, a transfer function where the order of
the numerator is lower than that of the denominator, with distinct poles can be expanded
into partial fractions. Equation 2.15 can thus be used to determine the z-transform of
any transfer function which adheres to the above mentioned criteria and is expanded into
the form of
G(s) =
N∑
n=1
An
s+ pn
. (2.16)
2.4 Ripple Compensation
As discussed in Section 1.2, implementing a global feedback loop is the best way to over-
come several drawbacks which are present in an open-loop conﬁguration. This, however,
introduces new problems to the system. The ripple signal which is present on the output
of the ampliﬁer causes low-frequency distortion of the output signal even if the output
stage is ideal. Due to the sampling nature of the comparator, the high-frequency compo-
nents, which are present at the harmonics of the switching frequency and its side-bands,
will be aliased into the audio band and will manifest as harmonic distortion should the
aliased components be harmonically related to the input signal [1, 5, 11,12].
In [11] two distortion mechanisms were identiﬁed which are caused by the feedback
ripple aliasing. Firstly, a DC non linearity is caused due to the distortion of the pulse
width. The second distortion mechanisms is due to phase modulation, which is in essence
a non-linear time shift of the PWM pulses [4, 11]. The feedback ripple component also
causes a change in the small-signal PWM gain, which can result in instability of the
system as discussed in Section 2.2. Various methods of negating these drawbacks have
been proposed. A minimum aliasing error ﬁlter, which is implemented in a class, is
i(t)
+
− Gc(s)
x(t)
+
−
s(t)1
−1
q(t)
+
+
y(t)
Comparator
Compensator
Sawtooth Carrier
Figure 2.10: Simpliﬁed PWM feedback loop with ripple compensation [4].
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presented in [11] and in [12] a method is proposed where the carrier signal is modulated
to modify the symmetry thereof. The simplest, and most eﬀective, way of solving the
ripple feedback problem is presented in [13]. A basic implementation of this scheme can
be seen in Figure 2.10. The method proposes cancelling the unmodulated edges of the
PWM signal. This is done by adding the sawtooth carrier s(t) to the PWM output signal
q(t) as can be seen in Figure 2.10.
The method was implemented in [4] and the digitally controlled ampliﬁer produced
immaculate results. The method is thus very suitable for this project and the basic
operation thereof will be discussed further. Adding the sawtooth carrier s(t) to the the
PWM output signal q(t) will result in the output signal y(t) having a shape similar to
that of the sawtooth carrier s(t), as can be seen in Figure 2.11. The time average of y(t) is
equal to that of the modulator output p(t) over one switching period. The unmodulated
edges of q(t) are eﬀectively replaced by linear slopes thereby making the comparator
input x(t) mostly independent of the duty cycle of p(t). The result being a DC oﬀset
to be the only remaining eﬀect of the ripple feedback [4]. This minimises the frequency
components which are aliased into the audio band to only the components associated
with then sawtooth carrier signal [5].
The loop ﬁlter G(s) will typically have a high gain throughout the audio band and a
gain smaller than unity at the switching frequency. This will improve error rejection in
the audio band and attenuate the amplitude of the switching frequency components. A
typical loop ﬁlter waveform x(t) can be seen in Figure 2.11. Due to the feedback loop,
which ensures that the control loop accurately tracks the input signal x(t), the crossings
of x(t) and s(t) will correspond with those of i(t) and s(t). The ripple component of
unmodulated edge
modulated edge
Amplitude
q(t)
time
s(t)
i(t)
x(t)
y(t) i(t)
Figure 2.11: Ripple Compensation waveforms.
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x(t) is predominantly independent of the mean value of x(t) with the eﬀect of minimising
the non-linearities associated with ripple feedback. Ripple compensation also ensures
the equivalent comparator gain Kss is largely independent of duty cycle since Kss is a
function of the gradient of the ripple feedback signal as discussed in Section 2.2.
The next step is to investigate ways to implement the chosen ripple compensation
technique in a switching ampliﬁer that includes a demodulation ﬁlter. Figure 2.12 illus-
trates three diﬀerent implementations. For the time being, the power stage is assumed to
be ideal and modelled by a gain which is represented by A. If a half-bridge output stage
i(t)
+
− Gc(s)
x(t)
+
−
A
s(t)1
−1
q(t)
A
p(t)
+
+ F (s)
vo(t)
1
A
Comparator
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Sawtooth Carrier
Demodulation
Filter
Power Stage
(a)
i(t)
+
−
+− Gc(s)
x(t)
+
−
s(t) 1
−1
F (s)
q(t)
A
p(t)
F (s)
vo(t)
1
A
Comparator
Compensator
Carrier
Demodulation
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(b)
i(t)
+
− Gc(s)
x(t)
+
−
1+ F (s)Gc(s)
s(t)1
−1
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A
p(t)
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Filter
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Figure 2.12: Diﬀerent implementations of the ripple compensation technique [4].
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 2. THEORETICAL BACKGROUND 19
is used, A will be equal to half of the bus voltage while if a full-bridge conﬁguration is
used, A will be equal to the bus voltage. It is clear that the conﬁguration in Figure 2.12a
is not practical as it will require an ampliﬁed version of the carrier signal to be added to
p(t) before the demodulation ﬁlter. Figures 2.12b and 2.12c are obtained through block
diagram manipulation. In Figure 2.12b the sawtooth carrier is passed through a low-pass
ﬁlter which is equivalent to the output demodulation ﬁlter. The signal is then subtracted
from the compensator input. It can be seen in Figure 2.12c that the ripple compensation
technique is essentially equal to pre-distorting the sawtooth carrier signal. This makes
this particular technique even more attractive for digitally controlled ampliﬁers since the
pre-distortion of the carrier can be done oﬀ-line and stored in a lookup table. At fre-
quencies higher than the switching frequency, the frequency response of the demodulation
ﬁlter is largely independent of the output load resistance . This will result in the ripple
compensation technique having a low sensitivity with regards to the exact matching of
the mathematical function F (s) to the practical demodulation ﬁlter.
2.5 Controller Topologies
A controller, also known as a loop ﬁlter, is necessary to increase the loop gain in a certain
frequency range. This is required to ensure that the error rejection of the system is
adequate in the speciﬁed frequency range, thus enabling the system to provide high quality
output. When implementing a controller in digital form, it is important to consider
the device and system constraints. The two constraints that often inﬂuence the digital
implementation of a control system are memory and timing requirements. An FPGA
for instance, only has a limited amount of multipliers which can be used to implement
the control system. It is also important that the timing requirements of the system are
met, meaning the computation of the controller's output signal must be done within the
timing constraints of the system. In [14] various block diagram conﬁgurations, known as
ﬁlter structures, are discussed to implement transfer functions in the form of
H(z) =
a0 + a1z
−1 + · · ·+ anz−n
1 + b1z−1 + · · ·+ bnz−n . (2.17)
The real coeﬃcients of the numerator and denominator are described by ai and bi re-
spectively. The maximum order of the polynomials is given by n. Theoretically, an
inﬁnite amount of possibilities exist in which this standard transfer function could be
implemented. The main structures including direct-form structure, second order mod-
ules, cascaded modules, paralleled modules and laddered structures are discussed in [14].
The structures are compared according to the amount of time-delay elements, multipliers,
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summing junctions and signal distribution points they require to implement the transfer
function. A structure is chosen to meet the speciﬁc constraints of the particular system.
Higher order loops which require a high gain across a certain bandwidth are, however,
usually implemented using a chain of integrators [4, 5, 16]. This conﬁguration in it's
simplest form is a sole integrator. It is necessary to expand the loop ﬁlter since a single
integrator has limited gain at the higher end of the audio band, which is the frequency
band of interest. The audio band is from 20 Hz to 20 kHz. Pairs of integrators are thus
added to improve the gain across the audio band. The chain of integrators is then modiﬁed
to move the open-loop poles along the imaginary axis, away from DC. This is done by
closing a negative feedback loop around a pair of integrators to form resonator loops [15].
The gain γ, embedded into the feedback loop, eﬀectively determines the position of the
open-loop poles. The value of γ can be determined using
γ = (2pifp)
2, (2.18)
where fp is the frequency of the complex pole pair. The transfer function of two integrators
with feedback is given by
Q(s)
R(s)
=
1
s2 + γ
. (2.19)
Figure 2.13 illustrates a conﬁguration with one resonator loop and the initial integrator,
forming a third-order controller topology. It is important to notice that the open-loop
poles become the noise-transfer function zeros when the loop is closed. Feedforward
summation can also be observed, with the output of every integrator being multiplied
by a gain ki before being added together to form the output of the controller. The ki
coeﬃcients can be determined by using the transfer function
Y (s)
X(s)
=
k1s
2 + k2s+ k3 + k1γ
s(s2 + γ)
, (2.20)
X(s) 1
s
R(s)
+
− 1
s
1
s
Q(s)
γ
k3
+
k1 k2
Y (s)
Figure 2.13: Chain of integrators with feedforward summation and local resonator feed-
backs adapted from [15].
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and equating it to the desired controller transfer function.
The major limiting factor of this conﬁguration is, however, that the complex pole pairs
always stay on the imaginary axis. This conﬁguration can be translated to the z-domain
by replacing each integrator with 1/(z − 1). This term is the traditional z-transform of
an integrator with an added time delay of z−1. The time delay which is present in the
integrators causes the poles to move away from the real axis on a vertical line which
starts at (1, 0j) when considering the root locus of the resonator. This in turn prohibits
the resonator from having inﬁnite gain at the resonance frequency. A high controller gain
can, however, still be achieved as long as the shift of the poles are kept to a minimum.
The necessary stability margins and the order of the loop ﬁlter are the two factors which
limit the maximum obtainable loop gain. The conﬁguration can be expanded by adding
more resonator loops to the system seen in Figure 2.13, which was adapted from [15], to
counteract these limiting factors.
2.6 Control System Stability
When designing high-gain control loops, it is important to consider the limiting factors.
Firstly, high-gain control loops are inclined to be conditionally stable. The amplitude
and rate of change of the controller are also restricted when implemented in a practical
system. These limiting factors can severely inﬂuence the performance of the system and
even make the it unstable in certain cases.
Windup is a result of the pulse-width modulator input reaching a saturation limit
and the system integrator continuing to integrate even though the input is restricted [17].
This leads to over-modulation and causes the integrator values to increase to intolerably
large values, thus saturating. When the system is over modulated, the gain collapses
causing the conditionally stable loop to become unstable [5]. Windup also degrades the
transient response of the system. When implementing a digital controller, even though
the range of the input signal is known and can therefore be limited to a known value,
wind-up is still a problem as the behaviour of the controller when returning from an
over-modulated condition must still be controlled.
According to [17], protection against wind-up is achieved by ensuring that the states
of the controller have two properties. The actual controller input should be used to
drive the controller and must have a stable actualization when this is the case. An
anti-windup scheme is also presented and can be seen in Figure 2.14. The loop ﬁlter is
rearranged into a direct feedthrough term and a strictly proper transfer function which
is then implemented in feedback form. Limiting circuits are also included to compensate
for wind-up. These circuits can be saturation or slew rate limiters, or both depending on
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 2. THEORETICAL BACKGROUND 22
r(t)
+−
e(t)
+− c∞ Lim
Limiting
Circuit
[C(s)]−1 − c−1∞
Lim
Limiting
Circuit
G(s)
Plant
y(t)
Figure 2.14: Control loop with anti wind-up implemented.
the system constraints. It is shown that this method is particularly easy to implement if
the controller is biproper and minimum phase.
Another method was, however, proposed in [18] and discussed in [5] where the control
loop is modiﬁed to become unconditionally stable when over modulated. This is achieved
by reducing the loop order when the loop is over modulated. This method is very appli-
cable to controllers which are implemented using a chain of integrators. This is due to
the fact that when an integrator saturates, the order of the system is essentially reduced.
The method can thus be implemented by designing the controller to be unconditionally
stable when over modulated and by limiting the values of the integrators to return the
system to a stable operating condition when coming out of over-modulation. When this
method is used, the integrators do, however, tend to saturate during normal operation of
the system as well. This reduces system performance and is caused by the fact that the
output of an integrator in a stable system under maximum modulation could potentially
be larger than the output of an integrator in an unstable system with no input. This
means the method will only be successful if the output of the integrators in a stable
system are limited to well below the output level in an unstable system [18].
It is, however, possible to stabilize a conditionally stable system without reducing the
performance by saturating the integrator when not in over modulation. This is done by
ensuring that the controller output is independent of the input signal. This method was
initially proposed in [18] for a self-oscillating class-D ampliﬁer, but was adapted in [5] for
externally clocked ampliﬁers.
Figure 2.15a illustrates a basic system which includes a controller, output stage (which
is inverting) and a feedback loop [5]. An error term E(s) is also added to account for the
output stage errors. The controller output is given by
R(s) =
Gc(s)
1−Gc(s)F (s) [Vi(s) + E(s)]. (2.21)
It is clear that both the error term E(s) and the input signal Vi(s) have an inﬂuence on
the output signal. It is also visible that the input signal Vi(s) will have a dominating
eﬀect on the controller output for high modulation indexes.
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Vi(s)
+
+ Gc(s)
R(s)
F (s) ++
Vo(s)
Controller Output Stage E(s)
(a)
Vi(s)
F ′(s) ++ Gc(s)
R′(s)
+
+ F (s) ++
Vo(s)
Controller Output Stage E(s)
(b)
Figure 2.15: Generic system with output stage and system with deviation detection ﬁlter
adapted from [5].
A deviation detection ﬁlter can be implemented to keep the controller output values
very small during normal operation which will keep the integrators from saturating. Fig-
ure 2.15b illustrates the implementation of the ﬁlter. The ﬁlter F ′(s) approximates the
output stage F (s) resulting in the only diﬀerence in their outputs during stable opera-
tion being the minor error term E(s). Therefore making the controller output virtually
independent of the input signal Vi(s). The controller output is in this case given by
R′(s) =
Gc(s)
1−Gc(s)F (s)
[
Vi(s)[F (s)− F ′(s)] + E(s)
]
. (2.22)
It is clear that when the system is unstable or in a state of over-modulation, the diﬀerence
in output between F (s) and F ′(s) will be large, causing the controller to saturate. When
the controller is saturated, F (s) receives the input signal Vi(s) directly, meaning the
controller essentially operates as an open circuit. As the system returns from instability
or over-modulation, the diﬀerence in output between F (s) and F ′(s) will decrease and
the controller will return to normal operation.
2.7 Conclusion
This section covered the theoretical background which is necessary for the rest of the
project. The diﬀerent distortion mechanisms which are present in the system were dis-
cussed. The modelling of the comparator was investigated and the traditional average
model was compared to a more accurate model. Ripple compensation was discussed
along with several diﬀerent implementations thereof. Diﬀerent controller topologies were
investigated along with stabilising techniques to ensure that conditionally stable systems
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remain stable under all circumstances. The next chapter will discuss the design and
modelling of the system.
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Modelling and Design
3.1 Introduction
This section will discuss the modelling and design of the system. Each component of the
system is investigated and the appropriate method of design is chosen. An expression for
the gradient of the controller input is determined along with the system's noise transfer
function. When designing the controller, the constraints of the practical system is incor-
porated and the controller is designed to ensure that the system meets the pre-determined
requirements. The stability and noise transfer function of the system is then analysed.
3.2 System Model
The basic system model was brieﬂy discussed in Section 2.2.2. The focus there, however,
was on the implementation of the accurate small-signal model in the closed-loop system.
The system model as a whole is shown in Figure 3.1. The system contains a low-pass
ﬁlter F (s) at the output to attenuate the high-frequency components in the output of
the power stage. A time delay e−std is included to account for the delays of the diﬀerent
components in the system. This includes the delays of the ADC in the feedback loop, gate
drivers and the digital PWM. The power stage is modelled using the gain Vd which is equal
Vi(s)
Gc(s)
Sampler
fsw
+
−
+ Kss
Gc(z)
Impulse
Generator
fsw
Kc Vd e−std
Y (s)
F (s)
Vo(s)
Comparator
Small-Signal
Compensation
FilterTime DelayPower Stage
z-domain
Qn(z)
Figure 3.1: System model with accurate small-signal comparator model.
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to the rail voltage and a small-signal compensation term Kc is included. The controller
Gc(s) along with the accurate small-signal model is also visible. The quantization noise
which is induced into the system by the pulse-width modulator is represented by Qn(z).
3.3 PWM Input Gradient
As previously mentioned in Section 2.2, the gradient of the PWM input signal inﬂuences
the small-signal gain Kss of the pulse-width modulator. It therefore also eﬀects the
small-signal compensation term Kc since it is the inverse of Kss. When looking at
Kss =
[
2fs
2fs − f˙(tsp)
]
, (3.1)
it is clear that the gradient of the PWM input signal at the transition points with the
PWM sawtooth carrier f˙(tsp) must be determined to obtain the value of Kc. Figure 3.2
illustrates a typical PWM input signal along with the sawtooth carrier. The transition
points of the two signals, which are the points of interest, are marked with dots.
In order to derive a mathematical expression for f˙(tsp), a couple of assumptions have
to be made. Firstly, it will be assumed that the input of the system is a DC signal. This
will ensure a constant duty cycle. Secondly, it is assumed that the PWM input signal is
periodic. Figure 3.3 illustrates a simpliﬁed system model with ripple compensation. It
can be seen that the input of the demodulation ﬁlter X(s) will be a sawtooth waveform.
This is due to the ripple compensation which is added to the PWM output after passing
1.11 1.12 1.13 1.14 1.15 1.16
Time (s) ×10−4
−1.0
−0.5
0.0
0.5
1.0
A
m
pl
itu
de
(V
)
Figure 3.2: Typical PWM input signal with sawtooth carrier.
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through the power stage. The demodulation ﬁlter input X(s) can thus be described in
the time domain by
x(t) =
2Vd
Ts
t, for
−Ts
2
≤ t < Ts
2
, (3.2)
where Ts is the switching period and the DC component of the signal is ignored. Since
an expression for y′(t) is required, and an expression for x(t) is known, the system in
Figure 3.3 can be simpliﬁed to that seen in Figure 3.4. The output of the controller is
described by
Y (s) =
−X(s)F (s)Gc(s)
Vd
. (3.3)
It is clear that the Vd term is nulliﬁed by the Vd term in X(s). When combining F (s)
and Gc(s) into a single transfer function H(s), the output of the controller is described
by
Y (s) = −X(s)H(s). (3.4)
The concept of superposition will be used to determine a time-domain expression for
Y (s). The transfer function H(s) is decomposed into partial fractions in the form of
Hn(s) =
kn
s− an . (3.5)
The diﬀerential equation for a single term can then be solved and applied to every partial
fraction component. The derivatives of every output of the partial fraction components
can then be added together to produce the total output of the controller. The concept is
illustrated in Figure 3.5. The diﬀerential equation
u′i(t)− aiui(t) = −
2ki
Ts
t, (3.6)
Vi(s)
+
− R(s) Gc(s)
Y (s)
+
−
Vd
1
−1
Vd ++
X(s)
F (s)
Vo(s)
1
Vd
Comparator
Compensator
Sawtooth Carrier
Demodulation
Filter
Power Stage
Figure 3.3: Simpliﬁed system with Ripple Compensation.
X(s)
F (s)
Filter
1
Vd
Feedback
−Gc(s)
Compensator
Y (s)
Figure 3.4: Simpliﬁed system for PWM input gradient calculation.
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needs solving to obtain an expression for u′i(t). To solve this equation, the particular and
homogeneous solutions are obtained and combined to yield
ui(t) = c1e
ait +
2ki
aiTs
t+
2ki
a2iTs
+ c2, (3.7)
where c1 and c2 are integration constants. There are not enough initial conditions to
determine the value of c2, it is, however, not needed when calculating the PWM input
gradient as it is a constant which will equate to zero when the derivative is taken. The
value of c1 can be determined by assuming ui(t) is periodic, thus
ui
(−Ts
2
)
= ui
(
Ts
2
)
. (3.8)
Solving for c then results in:
c1 =
2ki
ai
[
e
−aiTs
2 − eaiTs2 ] . (3.9)
The time-domain output of every partial fraction can therefore be determined using
ui(t) =
2kie
ait
ai
[
e
−aiTs
2 − eaiTs2 ] + 2kiaiTs t+ 2kia2iTs + c2. (3.10)
The derivative is obtained and yields
u′i(t) =
2kie
ait[
e
−aiTs
2 − eaiTs2 ] + 2kiaiTs . (3.11)
An expression for the controller input derivative y′(t) can now be obtained by summing
the output derivatives of the individual partial fraction components. The gradient of the
−x(t) k3
s−a3
u3(t) du
dt
u′3(t) +
k2
s−a2
u2(t) du
dt
u′2(t)
k1
s−a1
u1t) du
dt
u′1(t)
kn
s−an
un(t) du
dt
u′n(t)
y′(t)
Figure 3.5: Superposition concept used to determine PWM gradient expression.
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PWM input signal can thus be determined using
dy
dt
=
N∑
n=1
(
2kne
ant
e
−anTs
2 − eanTs2
+
2kn
anTs
)
, (3.12)
where N is the number of partial fractions which the combined transfer function in
Figure 3.4 was expanded into. The constant duty cycle of the PWM output makes it
possible to determine the gradient at the transition points of the PWM carrier and the
controller output.
3.4 Noise Transfer Function
The noise transfer function of a system conveys important information regarding the
performance thereof. In this case, it is of interest to determine the amount with which
the quantization noise in the system is attenuated. The noise transfer function of the
system with the average PWM model included, as seen in Figure 2.8a, is given by
NTF (s) =
Y (s)
Qn(s)
=
Vde
−std
1 + F (s)Gc(s)Vde−std
. (3.13)
It is clear that the transfer function is deﬁned with the term Qn(s) as input and the input
of the output ﬁlter Y (s) as output. This causes the output ﬁlter Y (s) to eﬀectively be
eliminated from the NTF. This is done to clarify the attenuation ability of the controller.
Once the accurate PWM small-signal model is included in the system, as seen in Fig-
ure 3.1, the expression for the noise transfer function must be adapted. The ﬁrst step is
to calculate the small-signal closed-loop transfer function of the system, and is given by
Vo(ω) = Vi(ω)
(
Gc(jω)KcVde
−jωtdF (jω)
1 +G(ejωTs)
)
+Qn(ω)
(
KcVde
−jωtdF (jω)
1 +G(ejωTs)
)
, (3.14)
where
G(ejωTs) = G(z) = Z{Gc(s)F (s)KcVde−std}. (3.15)
The z-transform using the impulse invariance method, discussed in section 2.3, is denoted
using the Z symbol. Since we are trying to determine whether the quantization noise
is adequately attenuated, only the second term of (3.14) is relevant. When substituting
Vo(ω) with Y (ω)F (jω), the noise transfer function simpliﬁes to
NTF (ω) =
Y (ω)
Qn(ω)
=
KcVde
−jωtd
1 +G(ejωTs)
. (3.16)
Stellenbosch University  https://scholar.sun.ac.za
CHAPTER 3. MODELLING AND DESIGN 30
3.5 Controller design
This section will discuss the requirements, constraints and design of the controller. The
system will be digitally controlled and implemented using an FPGA. Quantization noise
will therefore have the biggest inﬂuence on the system with regards to noise. The system
will have two sources of quantization noise. Both the pulse-width modulator and the
ADC in the feedback loop will induce noise into the system. The choice of ADC is very
important as it will essentially determine the overall performance quality of the system.
A multi-bit sigma-delta ADC is chosen as it complies with the need of having a high
sampling frequency and the signal-to-noise ratio is also satisfactory. Along with the
quantization noise of the ADC, which is aliased into the audio band due to the sampling
nature of the PWM, the ADC also causes a time delay in the feedback loop. The delay is
minimised by using the modulator output of the ADC. This bypasses the built-in low-pass
FIR ﬁlters and a minimum phase IIR ﬁlter can then be used to attenuate some of the
quantization noise contributed by the ADC [4]. The delay does, however, still present a
notable challenge with regards to the design of the controller.
Since the system is an audio ampliﬁer, the aim of the controller is to adequately
attenuate the quantization noise in the audio band (20 Hz to 20 kHz). There are multiple
noise shaping techniques which can be used to reduce the eﬀect of quantization noise as
discussed in [19]. In the following work, however, an approach is chosen in which the
controller design is used to adequately attenuate the quantization noise. To achieve this,
the controller must have an open-loop gain of 50 dB or more in the audio band [5]. By
ensuring that the quantization noise is adequately attenuated, the system obtains the
desired ﬂat frequency response across the audio band and a very high quality output
signal.
3.5.1 Design Approach and Constraints
Before designing the controller, it is important to consider the constraints which will be
placed upon the controller when practically implemented. High quality audio is commonly
classiﬁed as audio with a bit depth of 24 bits which is sampled at 192 kHz. This requires
the FPGA to use a 24-bit counter for the system, which is used to generate the PWM
sawtooth carrier. The required FPGA clock frequency can be determined using
fFPGA = faudio · 2Counter bits. (3.17)
It is clear that if the audio input has a bit depth of 24, and is sampled at 192 kHz, the
required clock speed of the FPGA is more than 3 THz. It is not possible to clock an
FPGA at such a high clock frequency.
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This problem is overcome by increasing the switching frequency, and thus the sampling
rate, of the system. This will reduce the requirements of the quantizer. This process is
known as oversampling [10]. When selecting the switching frequency of the system, several
factors need to be considered. As previously stated, it is impossible to clock the FPGA
at a high enough speed if the switching frequency is too low since this will increase the
required bit depth of the quantizer. If the switching frequency is too high, the switching
losses will increase dramatically and other factors like EMI will have a signiﬁcant inﬂuence
on the system. The switching frequency is therefore chosen as 768 kHz as it is a good
midway point. The controller will be implemented using an FPGA which is clocked at
98.304 MHz. The system will thus have a 7-bit pulse-width modulator. The system will
be designed in the continuous-time domain using a root-locus approach, but stability will
be assessed in the discrete-time domain to ensure accuracy. Simulations will be done
in an environment which emulates the FPGA environment. The system requires a gain
margin of at least 3 dB to accommodate for any component inaccuracies in the analogue
part of the system. As discussed in Section 2.2.2, the stability of the system is solely
dependent on
Gc(z) = Z{Gc(s)F (s)KcVde−std}. (3.18)
The continuous-time controller Gc(s) will consist of three diﬀerent sections. A pole can-
cellation ﬁlter, low-pass ﬁlter and a chain of integrators will be combined to ensure the
system has the required gain across the audio band while remaining stable.
3.5.2 Pole Cancellation Filter
A second order ﬁlter is used for the cancellation of the output low-pass ﬁlter poles. A
complex zero pair is placed in close vicinity to these poles. Even though this will not
provide exact cancellation of the poles, it will ensure that the system remains stable. It is,
however, not possible to practically implement a ﬁlter with only a complex pair of zeros.
A high-frequency complex pole pair is therefore added to attenuate the quantization
noise of the ADC. The ﬁlter now has a biproper transfer function, since the degrees of
the denominator and numerator are equal, and can be written in the form
Gpc(s) =
a0s
2 + a1s+ a2
s2 + b1s+ b2
. (3.19)
Due to the noise proﬁle of the ADC, which is discussed in Chapter 5, the frequency of
the complex pole pair is chosen as 1.88 MHz. The damping ratio ζ is 0.99991. With
the output stage low-pass ﬁlter having a cut-oﬀ frequency of 24.4 kHz, as discussed in
Section 3.6, the complex zero pair is placed at 23.2 kHz with ζ equal to 0.97023. This
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will result in a transfer function of
Gpc(s) =
6295.0713(s2 + 2.83 · 105s+ 2.127 · 1010)
s2 + 2.362 · 107s+ 1.395 · 1014 . (3.20)
The magnitude and phase response of the ﬁlter can be seen in Figure 3.6 and 3.7 respec-
tively.
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Figure 3.6: Magnitude response of pole cancellation ﬁlter.
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Figure 3.7: Phase response of pole cancellation ﬁlter.
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3.5.3 Low-Pass Filter
The second section of the controller will be a second order low-pass ﬁlter. The goal of
this section is to attenuate the quantization noise of the ADC. A complex pole pair is
therefore introduced to the system, along with a high frequency complex zero pair. Even
though the zero pair potentially increases quantization noise in surrounding frequencies,
it is necessary to ensure stability of the system. The zero pair will also be placed in a
frequency range which is not of interest when analysing the performance of the system.
The ﬁlter will be implemented in the form of (3.19). The complex pole pair is placed
at 1.15 MHz with a damping ratio of 0.3808. The choice of frequency is due to the fact
that the quantization noise of the ADC starts to increase at approximately 1.5 MHz. The
complex zero pair is placed at 30.4 MHz with a damping ratio of 0.99958. The ﬁlter
transfer function is
GADLPF (s) =
0.0014332(s2 + 3.822 · 108s+ 3.655 · 1016)
(s2 + 5.503 · 106s+ 5.221 · 1013) . (3.21)
The magnitude and phase response of the ﬁlter can be seen in Figure 3.8 and 3.9.
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Figure 3.8: Magnitude response of ADC compensation low-pass ﬁlter.
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Figure 3.9: Phase response of ADC compensation low-pass ﬁlter.
3.5.4 Chain of Integrators
The ﬁrst two sections of the controller were designed to compensate for quantization
noise and stability issues caused by the external system components such as the ADC
and output stage. The third section, the chain of integrators, is used to provide the
desired gain across the audio band. Diﬀerent controller topologies were discussed in
Section 2.5. The chain of integrators with feed forward summation and local resonator
feedback loops topology was chosen due to the fact that it is important to minimise the
propagation delay of the system. It is desirable to ensure that the controller has an open-
loop gain of 50 dB or more to adequately attenuate the quantization noise throughout
the audio band [5]. To achieve this, the controller conﬁguration in Figure 2.13 will be
expanded by adding another pair of integrators with a local resonator feedback loop
and feed forward summation to the chain. This will enable the chain of integrators to
contribute an integrator, two complex pole pairs, two complex zero pairs and enable
the gain of the system to be implemented using the feed forward summation factors ki.
Figure 3.10 illustrates the conﬁguration. The values of γ1 and γ2 will determine the
locations of the two complex pole pairs. The locations of the two complex zero pairs is
determined by the feed forward summation coeﬃcients ki. To determine the values of
ki which implements the required transfer function, it is ﬁrst necessary to determine an
expression for the output Y (s). The outputs of the integrators are respectively deﬁned
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U (s) 1
s
I1
+
− X(s) 1
s
I2 1
s
I3
γ1
+
− R(s) 1
s
I4 1
s
I5
γ2
k3
+
k1 k2 k4 k5
Y (s)
System
P (s)
Figure 3.10: Expanded chain of integrators with feed forward summation and local res-
onator feedback loops.
as
I1(s) =
U(s)
s
, (3.22)
I2(s) =
U(s)
s2 + γ1
,
I3(s) =
U(s)
s(s2 + γ1)
,
I4(s) =
U(s)
(s2 + γ1)(s2 + γ2)
,
I5(s) =
U(s)
s(s2 + γ1)(s2 + γ2)
.
When substituting
a1 = s
2 + γ1, (3.23)
a2 = s
2 + γ2,
the transfer function from the input U(s) to the output Y (s) can be written as
Y (s)
U(s)
=
k1
s
+
k2
a1
+
k3
sa1
+
k4
a1a2
+
k5
sa1a2
. (3.24)
The equation is then simpliﬁed to have a common denominator which results in
Y (s)
U(s)
=
k1a1a2 + k2a2s+ k3a2 + k4s+ k5
sa1a2
. (3.25)
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It is clear that the denominator of (3.25) is only dependent on the γi values of the
controller which can be determined using (2.18). To determine the values of ki, it is ﬁrst
necessary to determine the transfer function describing the position of the controller zeros
Gzeros(s) = (s− z1)(s− z2)(s− z3)(s− z4), (3.26)
where zi is the continuous-time domain position of the respective zero. Equation (3.26)
can then be equated to the numerator of (3.25) to determine the ki coeﬃcients.
To obtain enough gain across the audio band, the two complex pole pairs are placed
at 10.6 kHz and 17.8 kHz. The value of γ1 is therefore equal to 4.4358 ·109 and γ2 is equal
to 1.2508 · 1010. The associated zeros are located at 28.393 kHz and 43.035 kHz with
damping ratios of 0.77431 and 0.83204 respectively. The transfer function describing zero
positions is thus
Gzeros(s) = s
4 + c1s
3 + c2s
2 + c3s+ c4, (3.27)
where
c1 = 7.262 · 105, (3.28)
c2 = 2.293 · 1011,
c3 = 3.452 · 1016,
c4 = 2.327 · 1021.
After equating the numerator of (3.25) to (3.26), the following relationships are obtained
which can be used to determine the values of ki:
c1 =
k2
k1
, (3.29)
c2 = γ1 + γ2 +
k3
k1
,
c3 =
k2
k1
γ2 +
k4
k1
,
c4 = γ1γ2 +
k3
k1
γ2 +
k5
k1
.
The coeﬃcient k1 is chosen as 9.153 · 104 to ensure the controller will obtain the required
50 dB gain across the audio band. Since all the other coeﬃcients are dependent on k1, this
value can be tweaked to optimise the system gain to ensure stability. The ki coeﬃcient
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values are initially calculated as
k1 = 9.1530 · 104, (3.30)
k2 = 6.6473 · 1010,
k3 = 1.9433 · 1016,
k4 = 2.3282 · 1021,
k5 = −3.5164 · 1025.
This results in (3.25) simplifying to
Gci =
9.153 · 104s4 + 6.647 · 1010s3 + 2.098 · 1016s2 + 3.16 · 1021s+ 2.13 · 1026
s5 + 1.694 · 1010s3 + 5.549 · 1019s . (3.31)
The magnitude response of Gci(s), which is shown in Figure 3.11, illustrates that the
controller gain is slightly lower in the higher range of the audio band, albeit very close,
compared to the required 50 dB. The gain is initially kept slightly lower to ensure stability
upon initial implementation. Once the ampliﬁer is operating in a stable region, the gain
will be optimized to ensure a 50 dB gain across the whole audio band. The phase response
is shown in Figure 3.12.
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Figure 3.11: Magnitude response of the chain of integrators.
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Figure 3.12: Phase response of the chain of integrators.
3.6 Output Stage Low-Pass Filter
The demodulation ﬁlter F (s) is used to attenuate the high-frequency components of the
PWM output. The corner frequency of F (s) is usually chosen to be around 30 kHz.
This will ensure that F (s) does not aﬀect the system's response in the audio band,
but adequately attenuates high-frequency components. Figure 3.13 illustrates the simple
low-pass ﬁlter with accompanying waveforms. The speaker is initially be modelled as a
simple resistor RL with a value of 8.2 Ω. The transfer function of the low-pass ﬁlter is
Vo(s)
Vi(s)
=
1
LfCf
s2 + 1
RLCf
s+ 1
LfCf
. (3.32)
The hardware for the output stage is not developed in this project. The values of the
inductor Lf and capacitor Cf , which are 20.83µH and 2.04µF respectively, are therefore
Vi(s) Lf
Cf
tOutput
Vo
Vo(s)
RL
tPWM
Vi
Figure 3.13: Basic Output Filter.
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obtained from the pre-developed hardware. The cut-oﬀ frequency is determined using
fc =
1
2pi
√
LfCf
. (3.33)
The transfer function is then calculated to be
F (s) =
2.353 · 1010
s2 + 5.978 · 104s+ 2.353 · 1010 , (3.34)
where the ﬁlter has a cut-oﬀ frequency of 24.415 kHz and a damping ratio ζ of 0.19484.
The magnitude response of the low-pass ﬁlter is shown in Figure 3.14.
3.7 System plots
In the following section the system will be analysed as a whole. The stability, noise
transfer function and PWM input gradient of the system will be determined. Analysis will
initially be done in the continuous-time domain after which the system will be converted
to the discrete-time domain. The continuous-time open-loop transfer function of the
system is
GOL = Gc(s)Vde
−stdKcF (s), (3.35)
where
Gc(s) = Gpc(s)Gad(s)Gci(s).
Note that when (3.35) is used, the accurate PWM small-signal model from Section 2.2.2
is not included since the analysis is done solely in the continuous-time domain. The rail
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Figure 3.14: Magnitude response of output ﬁlter.
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Table 3.1: Complex zero and pole positions of complete system.
Section Pole Frequency Damping Ratio Zero Frequency Damping Ratio
Gpc(s) 1.88 MHz 0.99991 23.212 kHz 0.97023
GADLPF (s) 1.15 MHz 0.3808 30.427 MHz 0.99958
Gci(s)
0 Hz (Integrator)
10.6 kHz
17.8 kHz
-1
0
0
28.393 kHz
43.035 kHz
0.77432
0.83204
F (s) 24.415 kHz 0.19484
voltage Vd is chosen as 15 V, while the propagation delay td is equal to 650 ns (calculation
of this value is discussed in Chapter 5). The small signal compensation term Kc will
initially be assumed to be equal to 1. The complex zero and pole positions, along with
their respective damping ratios, of the combined system are shown in Table 3.1. The
magnitude of the continuous-time open-loop bode plot is shown in Figure 3.15. When
considered together with the phase response, which is shown in Figure 3.16, the gain and
phase margins can be determined as 8.52 dB and 31.4 degrees respectively. This indicates
that the closed-loop system will be stable. Conclusions regarding the stability of the
system can, however, not be made according to continuous-time domain bode plots as
the controller will be implemented in the discrete-time domain. Examining the root-
locus of the system in the z-domain will provide an accurate indication of the system's
stability. The next step is to analyse the stability and performance of the system in the
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Figure 3.15: Magnitude of Continuous-time Open-Loop Bode Plot.
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Figure 3.16: Phase of Continuous-time Open-Loop Bode Plot.
discrete-time domain using
Gc(z) = Z{Gc(s)F (s)KcVde−std}. (3.36)
This will then include the accurate PWM model from Section 2.2.2 and therefore improve
the accuracy of the analysis. The impulse invariance method was used to convert the
system to the discrete-time domain with a sampling frequency of 768 kHz. The magnitude
response can be seen in Figure 3.17. The response is plotted up to 384 kHz which is the
Nyquist frequency. The Nyquist frequency is the minimum sampling frequency which
can be used before the signal will be polluted with aliasing errors. Traditionally, this is
half of the sampling frequency.
The phase response is shown in Figure 3.18. It can be seen that although the poles
translated to the same frequencies as that of the continuous-time domain poles, the
locations of the zeros diﬀer. This is due to the time delay which inﬂuences the location of
the zeros when converted to the z-domain (as discussed in Section 2.3). The complex zero
pair of Gpc remained at 23.2 kHz. Figure 3.17 further illustrates a real zero at 18.7 kHz
and complex zero pairs at 32.6 kHz and 137 kHz. The gain margin in the discrete-time
domain is calculated as 3.01 dB along with a phase margin of 6.03 degrees. The root locus
of the system, shown in Figure 3.19 where an 8.2 Ω load is used, conﬁrms that the system
is stable as the closed-loop poles are all situated inside the unit circle. It is, however,
important to note that the system is conditionally stable. This implies that the system
could become unstable should the gain collapse or increase too much. Even though the
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Figure 3.17: Magnitude of discrete-domain Open-Loop Bode Plot.
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Figure 3.18: Phase of discrete-domain Open-Loop Bode Plot.
system was designed for an 8.2 Ω load, the system is stable when a 4.1 Ω load is attached.
The stability margin is, however, reduced to 1.8 dB.
The noise-transfer function, calculated using (3.16), can be seen in Figure 3.20. It is
clear that the controller will suppress the quantization noise generated by the PWM by
almost 50 dB across the audio band. As previously stated, the target of 50 dB attenuation
will be achieved once gain optimisation is done on a stable system. This is in line with the
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Figure 3.19: Root Locus in discrete-time domain with an 8.2 Ω load.
design requirements which were initially stipulated. When analysing the rapid decline in
attenuation ability in the noise-transfer function at frequencies above the audio band, it
is clear that quantization noise can not be eliminated. The noise is can merely be shaped
away from the frequency band of interest. The downward spikes at 10.6 kHz and 17.8 kHz
conﬁrm that the open-loop poles of the system translate to the zeros of the NTF.
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Figure 3.20: Noise-transfer function.
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Figure 3.21: Calculated PWM Input signal.
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Figure 3.22: Calculated Gradient of PWM Input signal.
Since the design of the controller has been completed, it is possible to use (3.10)
to determine the PWM input signal. The signal is illustrated in Figure 3.21. The DC
oﬀset of this signal is not accurate as the the c2 term is not known. This does not aﬀect
the gradient of the signal. The PWM input gradient can be seen in Figure 3.22. It is
important to note that only the value of the PWM gradient at the transition point of
the PWM input and PWM carrier is of interest as this value will inﬂuence the value
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of Kss. Due to the fact that the input is assumed to have a constant duty cycle, it is
possible to determine the location of these transition points as they will remain periodic.
Equation 3.2 describes the demodulation ﬁlter input over a period of −Ts
2
to Ts
2
. It can
therefore be assumed that the falling edge of the PWM output signal, and thus the
transition point of the sawtooth carrier and the PWM input signal, is situated at
Transition Point =
Ts
2
+ td + nTs, (3.37)
where n is the number of switching periods. The propagation delay of the system is
also taken into account and the PWM gradient at the transition point is calculated as
6.2835 · 105. This produces a Kss value of 1.6922. The transition points are marked in
Figure 3.21 and 3.22.
The closed-loop response of the system is shown in Figure 3.23. The blue line indicates
the closed-loop response calculated with the traditional average model of the PWM, while
the red line illustrates the closed-loop response of the system including the accurate z-
domain model. It can be seen that the closed-loop response is ﬂat throughout the audio
band in both cases. At frequencies higher than 40 kHz the models begin to diﬀer. The
phase responses of the two diﬀerent models remain the same up until 60 kHz, as shown in
Figure 3.23b. The closed-loop magnitude and phase responses indicate that the system
might become unstable if the input reference has a frequency of more than 60 kHz. This
is acceptable due to the fact that the audio band is only up until 20 kHz. The desired
closed-loop response is clearly achieved, as the magnitude response is ﬂat throughout the
audio band.
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(a) Closed-loop magnitude response.
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Figure 3.23: Closed-loop magnitude and phase response of system.
3.8 System Stabilisation
As discussed in Section 2.6, integrator wind-up leads to over modulation of the ampliﬁer
resulting in a collapse of the loop gain. As shown in Figure 3.19, the system is condition-
ally stable. This means that the ampliﬁer will become unstable should the system enter
over modulation. It is therefore necessary to implement the estimation ﬁlter discussed in
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Section 2.6. The ﬁlter must approximate the output stage in the audio band. A low-pass
ﬁlter with a cut-oﬀ frequency of 100 kHz will therefore be implemented. The transfer
function is
F ′(s) =
3.9478 · 1011
s2 + 9.348 · 105s+ 3.948 · 1011 . (3.38)
The reference input signal will also be added to the controller output as in Figure 2.15b.
3.9 Conclusion
In this chapter the design and modelling of the system was discussed. A full system
model was presented and every section of the controller was discussed and designed.
Bode, along with root-locus plots were used to determine that the system is stable and
meets the fundamental requirement of having an open-loop gain of 50 dB or more across
the audio band. The noise-transfer function was determined and conﬁrmed that the
system will adequately attenuate the quantization noise. An equation for the PWM
input gradient was also determined making it possible to calculate the small-signal gain
Kss of the comparator. An estimation ﬁlter is implemented to counter the eﬀects of
integrator wind-up. The next chapter will discuss the simulation of the system.
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Simulation
4.1 Introduction
In this chapter the simulation process and results will be discussed. The ﬁrst step will be
to set up a simulation environment modelling the FPGA environment in which the system
will be implemented. The system's closed-loop output, along with the FFT thereof, will
be analysed with and without ripple compensation. The inﬂuence ripple compensation
has on the small-signal gain of the comparator will also be investigated. The PWM
input signal will also be measured and compared to that determined in Section 3.7. The
stability of the system will be analysed using a root-locus diagram as well as a bifurcation
diagram. It will then be possible to assess the system's overall performance and determine
whether the initial system requirements are met.
4.2 Simulation Setup
The simulation is done using Simulink. It is important to note that the simulation must
emulate the FPGA environment in which the controller will be implemented. The sim-
ulation is therefore clocked at two diﬀerent clock frequencies. The PWM is clocked
at 98.304 MHz, which is the clock speed of the FPGA. The controller is clocked at
19.6608 MHz, which is also the sampling rate of the ADC. A ﬁxed-step size is used to
ensure that the FFT of the output can be determined accurately. The sawtooth carrier
frequency is equal to the switching frequency of the system. The simulation diagram is
shown in Figure 4.1, where the clock frequency of every section is indicated. The sawtooth
carrier is simulated by a 7-bit counter to obtain the required 768 kHz signal. The signal
is scaled to provide values between −1 and 1. The input signal is selected as a 1 kHz
sinusoid with an amplitude of 0.8. The small-signal gain is measured in the simulation
by obtaining the derivative of the PWM input signal. The signal is then passed through
48
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a sample-and-hold block which is triggered on the falling edge of the PWM output. The
comparator output is a value between 0 and 1 which is scaled to provide a value between
−1 and 1.
Since the output signal of the controller is sampled at 19.6608 MHz and the PWM
operates at 98.304 MHz, a simple averaging ﬁlter is added to the simulation to ensure a
smooth PWM input signal. The ﬁlter is depicted by M ′(s) in Figure 4.1 and is imple-
mented by simply determining the average value of the last 8 input samples. This will
prohibit sudden jumps in the PWM input signal. The loop is also rearranged to imple-
ment the anti-windup scheme proposed in Section 2.6. The estimation ﬁlter is depicted
by F ′(s) and the input reference signal is added to the controller output.
The power stage is modelled as a simple gain with a value of half the DC-bus voltage
(15 V) since a half-bridge conﬁguration is used. The time delay block represents the
total propagation delay of the system. The simulation model of the ADC was obtained
from [20]. The model is essentially a noise shaper with a loop function which shapes the
noise power spectrum to make it equivalent to the noise proﬁle in the device's datasheet.
Dither noise is also added to match the total noise power of the simulation to that of
the practical ADC. Finally, it is important to remember that the ADC has a pipeline
delay. This delay is added to the time delay block which will therefore consist of the
delay caused by the FPGA calculations, the output stage delay and the pipeline delay of
the ADC. This amounts to a total propagation delay of 650 ns. The noise proﬁle of the
ADC is discussed in depth in Section 5.6. The system is initially simulated without ripple
compensation. The system is then simulated for a second time, with ripple compensation
included, and the eﬀect thereof is then discussed.
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Figure 4.1: Simulation diagram.
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4.3 Simulation Results
The ﬁrst simulation is done without ripple compensation. The system was initially unsta-
ble without ripple compensation. The gain of the system was slightly lowered(−1.8 dB)
and the propagation delay was shortened to 500 ns to obtain stability. It is therefore clear
that the design will not be stable without ripple compensation when practically imple-
mented. The simulation without ripple compensation and new parameters is, however,
still of value to analyse the eﬀect ripple compensation.
Figure 4.2 shows the output signal of the system. It is clear that the system tracks the
reference signal accurately. The high-frequency switching ripple is clearly visible. The
FFT, seen in Figure 4.3, provides more information on the system's performance. All the
FFTs calculated in this section makes use of a Hanning window during calculation. The
FFT will have 1024 samples. The fundamental 1 kHz component of the sinusoid reference
signal is clearly visible along with a large second harmonic component. The open-loop
poles of the system are clearly visible at 10.6 kHz and 17.8 kHz. It can also be seen that
the noise is adequately attenuated in the audio band and the amplitude of the noise only
starts to increase at frequencies above 20 kHz.
Before analysing the PWM input signal, it worth investigating the eﬀect that the
averaging ﬁlterM ′(s)′ has on the PWM input signal. As previously stated in this section,
the controller is clocked at 19.6608 MHz and the PWM at 98.304 MHz. An averaging
ﬁlter, which determines the mean value of the last 8 samples, is used to rectify the
sudden changes in amplitude caused by the lower sampling time of the controller output.
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Figure 4.2: Output signal without ripple compensation (1 kHz).
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Figure 4.3: FFT of output signal without ripple compensation (1 kHz).
Figure 4.4 shows a typical controller output signal in blue, and the averaging ﬁlter output
in black. It is evident that the ﬁltered signal will provide a much more accurate PWM
input signal. The ﬁlter does, however, contribute a time delay to the system as can be
seen in the phase diﬀerence of the two signals shown in Figure 4.4. The PWM input
signal, along with the sawtooth carrier, is shown in Figure 4.5a. As previously stated,
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Figure 4.4: Input and output of averaging ﬁlter.
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(a) PWM input signal and sawtooth carrier.
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(b) PWM input signal gradient.
Figure 4.5: Simulated PWM input signal and PWM gradient waveforms without ripple
compensation.
the comparator small-signal gain is dependent on the gradient of the PWM input signal
at the transition points of the sawtooth carrier and the PWM input signal. Figure 4.5b
shows the gradient of the PWM input signal with the transition points marked. During
simulation, a sample-and-hold procedure is used to measure the value of the gradient at
the transition point, and keep that value until the next transition point. Even though it
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Figure 4.6: Small-signal gain without Ripple Compensation.
seems as if the value of the measured gradient almost remains constant, it is important
to note that Figure 4.5b shows a very small section in time to illustrate the measuring
procedure.
When the sample-and-hold procedure of the PWM input gradient is executed over
a longer time period and the small-signal gain for those values is calculated, the signal
in Figure 4.6 is obtained. It is clear that the small-signal gain Kss is dependent on the
sinusoidal reference signal. This makes it impossible to accurately compensate for Kss by
adding a constant gain term because Kss is constantly varying. It is clear from Figure 4.6
that the total gain of the system can vary by a factor of up to 1.25 depending on the
sinusoidal reference signal. This is the reason as to why the system is unstable without
ripple compensation, as will be seen later in the section when the bifurcation diagram of
the initial design is analysed.
The second simulation is done with ripple compensation implemented. The gain
and the propagation delay is reset to the values which were initially used during design.
Figure 4.7 shows the output signal, where it is once again clear that the reference signal is
accurately tracked. It can be seen that the high-frequency switching ripple has a slightly
smaller amplitude than the output signal in Figure 4.2.
The FFT of the output signal shown in Figure 4.8 illustrates that the noise is ad-
equately attenuated over the audio band and the two open-loop poles at 10.6 kHz and
17.8 kHz are once again visible. It is, however, important to notice that the harmonics of
the fundamental 1 kHz sinusoidal component are not visible. This indicates that ripple
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Figure 4.7: Output signal with Ripple Compensation (1 kHz).
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Figure 4.8: FFT of Output signal without Ripple Compensation (1 kHz).
compensation decreases the harmonic distortion in the system. It is important to re-
member that the noise ﬂoor seen when calculating the FFT does not necessarily coincide
with that of the practical system. This is due to the fact that the amount of samples
in the FFT has an inﬂuence on the noise ﬂoor amplitude of the FFT. The FFT does,
however, still provide a good estimate of the performance of the system in terms of noise
attenuation.
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Figure 4.9: Output signal with Ripple Compensation (6 kHz).
To further verify the correct operation of the system, another simulation is done
and the frequency of the reference signal is altered. Figure 4.9 and 4.10 illustrate the
waveforms produced using a reference signal with a frequency of 6 kHz (amplitude remains
0.8). It is once again seen that the system tracks the reference signal accurately and the
quantization noise, including harmonics, is adequately attenuated. Figure 4.11 illustrates
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Figure 4.10: FFT of Output signal with Ripple Compensation (6 kHz).
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Figure 4.11: FFT of output signal with two-tone input (18 kHz and 19 kHz).
the FFT of the output signal with a two-tone input consisting of 18 kHz and 19 kHz
components.
Figure 4.12a once again shows the PWM input signal along with the sawtooth carrier
signal. The gradient of the PWM input signal, with the transition points with the
sawtooth carrier marked, is seen in Figure 4.12b. It is clear that the form of the signal
is very close to that of the theoretically calculated one seen in Figure 3.22. As with the
previous simulation without ripple compensation, it seems as if the value of the gradient
at the sample points remains constant. When ripple compensation is implemented, this
is much closer to the truth as can be seen in Figure 4.12a, where the sample-and-hold
operation is once again executed over a longer time period. It is clear that the small-signal
gain Kss is independent of the reference signal as the variation of Kss is minimal. This
makes it possible to accurately compensate for Kss, which has an average value of 1.6770,
by adding a gain of 0.5963 (the inverse of Kss) to the system and therefore improving
stability margins and performance. This value is slightly diﬀerent, albeit very close, from
the one calculated in Section 3.7 (1.6922). This is due to the fact that the theoretical
calculation does not account for the quantization noise in the system. Should the system
be simulated at higher frequencies, the theoretical Kss and simulated Kss will converge
as the quantization noise decreases with an increase in simulation frequency.
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(a) PWM input signal and sawtooth carrier.
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(b) PWM input signal gradient.
Figure 4.12: Simulated PWM input signal and PWM gradient waveforms with ripple
compensation.
The next step is to use a bifurcation diagram to determine whether the z-domain
design, which was done in Chapter 3, accurately predicts the stability margins of the
system. Figure 4.14 shows the bifurcation diagram of the system. The modulator output
is plotted as a function of Ka, which is the additional gain added to the system. It is
clear that the modulator output starts to bifurcate when Ka has a value of 1.235. This
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Figure 4.13: Small-signal gain with Ripple Compensation.
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Figure 4.14: Bifurcation Diagram.
conﬁrms that the system will not be stable without ripple compensation as it was seen
in Figure 4.6 that the small-signal gain can vary with a factor of up to 1.25.
Figure 4.15 shows the normalised actual loop gain as a function ofKa. The actual loop
gain is deﬁned as the product of Ka and the small-signal gain Kss. The gain margin of the
system was determined in Chapter 3 as 3.01 dB. The critical value of the gain margin is
thus 1.414 and can be seen in Figure 4.15. It is clear that the actual loop gain intersects
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Figure 4.15: Actual loop gain as function of Ka.
the stability limit very close to the bifurcation value of Ka, which was determined in
the bifurcation diagram. This conﬁrms that the z-domain design accurately predicts the
stability margin of the system.
4.4 Conclusion
In this section the system was successfully simulated. The simulation method and setup
was discussed and it was conﬁrmed that once ripple compensation is implemented, the
system is in fact stable and will accurately track the reference signal. It was also seen in
the FFT of the output signal that the system will adequately attenuate the noise in the
audio band. It was observed that ripple compensation improves the performance of the
system and makes the small-signal gain independent of the reference signal. This makes
it possible to accurately compensate therefore by adding a constant gain to the system.
The bifurcation point of the system was determined and it was found that the root-locus
design in Chapter 3 predicts the stability margins of the system with high accuracy. The
next step will be to practically implement the system.
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Practical Implementation
5.1 Introduction
The following section will cover the practical implementation of the system. The PWM
evaluation board developed in [4] is used to test the control strategy. Along with an
FPGA, the board contains several other pieces of hardware needed to implement the
ampliﬁer. This includes a low-jitter multi-output clock distributor, a sigma-delta ADC
to digitise the output signal and an asynchronous sample rate converter with a digital
audio interface. A separate output stage is used to amplify the PWM output signal
received from the evaluation board. The hardware setup will be discussed, along with
the basic logic which is used to implement the controller in an FPGA. Block diagrams will
be used to illustrate the ﬂow of the system. The integration of the diﬀerent components'
clock speeds with the system and the timing requirements will also be discussed.
5.2 Clock Distribution and System Flow
The clock distribution is done by an Analog Devices AD9512 IC. This is a multi-output
clock distributor which provides low-jitter clock outputs and minimises phase noise there-
fore increasing data converter performance [21]. This is speciﬁcally important in this ap-
plication as the system performance is dependant on the performance of the sigma-delta
ADC [4]. The AD9512 will provide a 19.6608 MHz clock which will be used as the main
clock for the ADC. A 98.304 MHz clock is also provided which is used as the FPGA clock
and the external reclocking of the PWM output.
Figure 5.1 provides a detailed illustration of the system conﬁguration. Dashed lines
are used to show clock signals, while solid lines are used to depict data signals. The digital
audio source provides the sample rate converter with a 24-bit audio signal. The signal then
enters the FPGA where it is upsampled to produce the reference signal R(z) which is a
61
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Figure 5.1: Practical implementation of system.
24-bit signal sampled at 19.6608 MHz. The output feedback is then subtracted to produce
the error signal I(z), which is then passed through Gpc(z). The ripple compensation value
for the speciﬁc sample is then obtained from a lookup table and subtracted before the
signal is passed through Gad(z) and Gci(z). The quantization noise added by the 7-bit
PWM is depicted by Q1(z). The PWM output which is provided by the FPGA is then
reclocked by external ﬂip-ﬂops and sent to the output stage where Vd has a value of half
the DC-bus voltage. The gain Vd is equal to the DC-voltage bus when a full-bridge output
stage is used. The error signal E(z) represents any imperfections the output stage might
have. The output Vo(z) is then obtained by passing the switched signal from the output
stage through a demodulation ﬁlter. The output signal Vo(z) is then digitised by the
ADC before being sent to the FPGA where it is scaled to reﬂect the correct output signal
relative to the reference signal R(z). Figure 5.2 shows a photo of the development board
used to implement the system. The output stage, which includes the demodulation ﬁlter,
is shown in Figure 5.3.
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Figure 5.2: Development board used to implement the system.
5.3 Asynchronous Sample Rate Converter
In order for the system to be able to interpret a digital audio input signal, the system
features an asynchronous sample rate converter with a digital audio interface. The Texas
Instruments SRC4392 IC is used in this case. The device will upsample the 24-bit audio
input to 196.6 kHz. A 24.575 MHz clock from the FPGA is used to operate the device
(Clock 3 in Figure 5.1).
5.4 FPGA
The FPGA used to implement the control system and PWM is an Altera EP3C25Q240C8
Cyclone III. The device has 24624 logic elements, 608 Kb memory, 149 I/O pins and will
be conﬁgured using a JTAG interface [22]. The code for the device will be written in
VHDL. Quartus software is used to compile and load the code onto the FPGA. The
ﬁxed-point package is used to store variables.
The FPGA will operate with a 98.304 MHz low-jitter clock which is received from the
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Figure 5.3: Output stage.
AD9512 clock distributor (Clock 1 in Figure 5.1). The digital feedback loop operates
at a clock speed of 19.6608 MHz. The clock is received from the data ready pin of the
ADC (Data Ready Clock in Figure 5.1). The pulse-width modulator will, which has 7
bits, operates at 98.304 MHz. The PWM input signal will therefore be updated every
ﬁfth cycle of the 98.304 MHz clock. In [4] it was found that this speciﬁc clock ratio of
5:1 does not cause measurable distortion of the output signal in the audio band. This
is, however, subject to adequate low-pass ﬁltering of the ADC input. It was found that
the FPGA contributed approximately 200 ns to the propagation delay of the system due
to the internal calculations. The FPGA uses a phase-locked loop (PLL) to obtain a
1.024 MHz which is used to conﬁgure the clock distribution IC using SPI communication.
A second PLL is used to obtain a 24.575 MHz clock which is used to operate the SRC4392
IC.
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5.4.1 Upsampler
The reference input received from the sample rate converter is sampled at 196.61 kHz. As
previously mentioned, the loop ﬁlter operates at 19.6608 MHz. An upsampler is therefore
required to increase the sampling frequency of the reference input.
The ﬁrst step of the upsampling is to zero pad the signal with N − 1 zeros between
each sample. The signal is then interpolated by passing it through a low-pass ﬁlter. A
low-pass ﬁlter is also required to remove the aliased high-frequency components in the
frequency band of interest, which are present due to upsampling, and interpolate the
signal. A basic example of upsampling is illustrated in Figure 5.4 to clarify the concept.
Figure 5.4a shows a simple 1 kHz sinusoid sampled at 10 kHz. To increase the sampling
by a factor N = 3, thus to a frequency of 30 kHz, two zeros are added between every
sample as seen in Figure 5.4b.
When viewing the signal in the frequency domain, upsampling essentially contracts
the frequency axis by a factor N [23]. As the signal has a bandwidth of 15 kHz, the cut-oﬀ
frequency of the low-pass ﬁlter will be chosen as (7.5 kHz) divided by N , thus having a
value of 2.5 kHz. The output of the ﬁlter (the interpolated signal) is seen in Figure 5.4c.
This project requires the input signal to be upsampled with a factor of N = 100.
The low-pass ﬁlter is chosen as a sixth order Butterworth ﬁlter to ensure a high quality
interpolated signal. Since the signal has a bandwidth of 9.8304 MHz, the cut-oﬀ frequency
will be 49.152 kHz. This will ensure the unwanted frequency components present due to
upsampling are adequately attenuated. The interpolation low-pass ﬁlter has a transfer
function of
Gint(z) =
c1z
6 + c2z
5 + c3z
4 + c4z
3 + c5z
2 + c6z + c7
z6 − 5.939z5 + 14.7z4 − 19.4z3 + 14.4z2 − 5.704z + 0.9411 , (5.1)
where
c1 = 2.277 · 10−13, (5.2)
c2 = 1.366 · 10−12,
c3 = 3.416 · 10−12,
c4 = 4.554 · 10−12,
c5 = 3.416 · 10−12,
c6 = 1.366 · 10−12,
c7 = 2.277 · 10−13.
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(a) Sampled sinusoidal signal.
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(b) Zero padded signal.
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(c) Upsampled signal passed through interpolation ﬁlter.
Figure 5.4: Basic Upsampling Process.
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5.4.2 Digital Filters
The system contains three digital ﬁlters. A pole cancellation ﬁlter, a low-pass ﬁlter and
an averaging ﬁlter. The averaging ﬁlter M ′(s) is simply implemented by adding the last
8 samples together and using a bit-shift operation to determine the average, which is
used as the ﬁlter output. Both the pole cancellation ﬁlter Gpc(s) and the low-pass ﬁlter
Gad(s), which were designed in Chapter 3, are digitally implemented as IIR ﬁlters. The
continuous-time domain ﬁlters will be transformed to the z-domain at the same sampling
frequency as that at which the feedback loop operates (19.6608 MHz). The ﬁlters are
implemented in the following form:
Y (z)
X(z)
=
a0 + a1z
−1 + a2z−2
1 + b1z−1 + b2z−2
. (5.3)
When implemented digitally, the output is determined using
y(k) = a0x(k) + a1x(k − 1) + a2x(k − 2)− b1y(k − 1)− b2y(k − 2), (5.4)
where x(k) and y(k) are the current input and output samples respectively. The previous
input and output samples are denoted by x(k−1) and y(k−1) with the notation following
the same trend with samples further back in time. The ﬁlter coeﬃcients are shown in
Table 5.1.
5.4.3 Chain of Integrators
In order to implement the chain of integrator in the FPGA, it is ﬁrst necessary to de-
termine the discrete-time domain transfer function of the chain of integrators seen in
Figure 3.10. This will then be used to determine the γzi values in the resonator feedback
loops (which determine the locations of the poles) and the feedforward coeﬃcients (which
determine the gain and the location of the zeros). The transfer function is depicted by
Y (z)
U(z)
=
kz1az1az2 + kz2(z − 1)az2 + kz3az2 + kz4(z − 1) + kz5
(z − 1)az1az2 , (5.5)
where
az1 = (z − 1)2 + γz1,
az2 = (z − 1)2 + γz2.
Table 5.1: Discrete-time domain Filter coeﬃcients.
Filter a0 a1 a2 b1 b2
Gpc(z) 6295 −1.177 · 104 5477 -1.097 0.3008
Gad(z) 0.001433 0.08216 0.03329 -1.639 0.7559
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The next step is to calculate the required transfer function, which is done by determin-
ing the z-transform of Gci(s) (calculated in Chapter 3) with a sampling frequency of
19.6608 MHz. This will produce Gci(z) where the numerator is depicted by
Nci(z) = cz1z
4 + cz2z
3 + cz2z
2 + cz3z + cz4. (5.6)
The z-domain coeﬃcients have the following values:
cz1 = 0.004742,
cz2 = −0.01879,
cz3 = 0.02793,
cz4 = −0.01845,
cz5 = 0.00457.
The numerator of (5.5) can then be equated to (5.6), which yields the following relation-
ships to determine the feedforward gain values kzi:
kz1 = cz1,
kz2 = cz2 + 4kz1,
kz3 = cz3 − kz1(6 + γz1 + γz2) + 3kz2,
kz4 = cz4 − kz1(−4− 2γz1 − 2γz2)− kz2(3 + γz2) + 2kz3,
kz5 = cz5 − kz1(1 + γz1 + γz2 + γz1γz2)− kz2(−1− γz2)− kz3(1 + γz2) + kz4.
The feedforward coeﬃcients have the following values:
kz1 = 0.00474, (5.7)
kz2 = 1.7474 · 10−4,
kz3 = 2.5850 · 10−6,
kz4 = 1.5637 · 10−8,
kz5 = −1.2909 · 10−11.
The denominator of (5.5) is only dependant on the integrator and the positions of
the two complex pole pairs. As discussed in Section 2.5, the poles are placed on the
imaginary axis in the continuous-time domain. This means the poles will be placed on
the unit circle in the discrete-time domain. The frequencies of the poles are determined
by γz1 and γz2. These values are obtained by squaring the imaginary part of the pole
coordinate in the z-domain. The complex pole pairs at 10.6 kHz and 17.8 kHz translate
to γ values of 1.1475 · 10−5 and 3.2359 · 10−5 respectively. Listing 5.1 contains VHDL
code which can be used to implement the chain of integrators as shown in Figure 3.10.
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Listing 5.1: VHDL implementation of Chain of Integrators
process
begin
wait until r i s ing_edge (ADCClock ) ;
i f Reset = '0 ' then
Contro l In := LPFOut ;
In t e g r a t o r 5 := resize ( I n t eg r a t o r 5+Integra to r4 ,
In teg ra to r5 ' high , In t eg ra to r5 ' low ) ;
I n t e g r a t o r 4 := resize ( I n t eg r a t o r 4+Integra to r3−gamma2* In teg ra to r5 ,
In teg ra to r4 ' high , In t eg ra to r4 ' low ) ;
I n t e g r a t o r 3 := resize ( I n t eg r a t o r 3+Integra to r2 ,
In teg ra to r3 ' high , In t eg ra to r3 ' low ) ;
I n t e g r a t o r 2 := resize ( I n t eg r a t o r 2+Integra to r1−gamma1* In teg ra to r3 ,
In teg ra to r2 ' high , In t eg ra to r2 ' low ) ;
I n t e g r a t o r 1 := resize ( I n t eg r a t o r 1+ControlIn ,
In teg ra to r1 ' high , In t eg ra to r1 ' low ) ;
Sum := resize ( I n t eg r a t o r 1 *kz1+In t eg ra t o r 2 *kz2+In t eg ra t o r 3 *kz3+
In t eg r a t o r 4 *kz4+In t eg ra t o r 5 *kz5 , Sum' high , Sum' low ) ;
ControlOut <= resize (Sum, ControlOut ' high , ControlOut ' low ) ;
end i f ;
end process ;
The low-pass ﬁlter output LPFOut is assigned as the controller input ControlIn. The
integrators are implemented as accumulators. Integrator1 is simply an accumulation
of the controller input signal. Integrator2 accumulates Integrator1 and Integrator2
while receiving negative feedback in the form of Integrator3 multiplied by gamma1. The
same thought process is followed for the rest of the integrators. Each integrator output
is then multiplied by its feedforward factor and summed together to form the controller
output term Sum and resized to form the controller output ControlOut.
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5.4.4 Pulse-width modulator
As previously stated, the 7-bit pulse-width modulator will operate at 98.304 MHz. To
obtain a sawtooth carrier with a frequency of 768 kHz, a counter is implemented which
increases up to 127 before resetting to 0. The PWM input is therefore scaled to a value
between 0 and 127 before being compared to the sawtooth carrier. If the PWM input is
bigger than the sawtooth carrier, the PWM output is set to 1, else the PWM output is
set to 0. The PWM contains a ﬂag which detects when the input intersects the sawtooth
carrier. This enables the system to prohibit the PWM from switching more than once
per switching period. The PWM output is reclocked internally, before being reclocked
by ﬂip-ﬂops externally using the 98.304 MHz low-jitter clock obtained from the clock
distributor (Clock 1 in Figure 5.1). This is done to ensure the accuracy of the PWM
output before sending it to the output stage.
5.4.5 Ripple Compensation
Ripple compensation is implemented using the conﬁguration seen in Figure 2.12b. In this
speciﬁc system, the sawtooth carrier is pre-distorted by passing it through the transfer
function
Gpre(z) = Gpc(z)F (z)H(z), (5.8)
where Gpc(z) is the pole cancellation ﬁlter, H(z) the time delay of the ADC and F (z) a
discrete-time domain ﬁlter approximating the analogue demodulation ﬁlter. The transfer
function of F (z) is
F (z) =
3.041 · 10−5z + 3.038 · 10−5
z2 − 1.997z + 0.997 . (5.9)
It is obtained by determining the continuous-time domain function of the analogue ﬁlter
and then transforming it to the discrete-time domain using a sample rate of 19.6608 MHz.
The biggest advantage of this method is that the sawtooth carrier signal is passed
through (5.8) oﬀ-line using MATLAB. A memory initialization ﬁle (.mif) is then created
containing the values of a distorted switching cycle. This ﬁle is then loaded onto the
FPGA and used as a lookup table from which the ripple compensation values are obtained.
Each value in the ﬁle has a unique address which is updated on every clock cycle to ensure
that the correct value is used. This minimises calculation time in the FPGA as the value
can simply be recalled from the lookup table before being subtracted from the pole
cancellation ﬁlter output as seen in Figure 5.1. A simulated version of the pre-distorted
sawtooth carrier used for ripple compensation is shown in Figure 5.5.
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Figure 5.5: Pre-distorted sawtooth carrier used for ripple compensation.
5.5 Output Stage
The half-bridge output stage which was developed in [5] is used for this project. The
demodulation ﬁlter has an inductor value of 20.83µH and a capacitor value of 2.04µF.
This results in an ideal resonant frequency of 24.4 kHz and a Q factor of 2.57 when an
8.2 Ω load is attached. It is shown in [5] that the frequency response of the demodulation
ﬁlter remains very similar when a 4.1 Ω load is attached. The output stage is operated
at DC-bus voltages of 15 V and −15 V.
5.6 Sigma-Delta Analogue-to-Digital Converter
The system contains an Analog Devices AD7760 sigma-delta ADC in the feedback loop
which will be used to digitise the output signal. It is desirable to have the sampling
frequency of the ADC as high as possible to ensure a high quality signal. The maximum
sampling frequency of the ADC is 20 MHz [24]. The sampling frequency is therefore
chosen as 19.6608 MHz and can be achieved by clocking the ADC using the 19.6608 MHz
clock received from the clock distributor (Clock 2 in Figure 5.1). In Figure 5.1 the ADC
is modelled with the transfer function
H(z) = z−n, (5.10)
where n is equal to the amount of sample delays the ADC contains. The shaped quanti-
zation noise which is added to the system by the ADC is depicted by Q2(z).
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Figure 5.6: ADC Output with 5 V input.
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Figure 5.7: FFT of Data Output in Modulator Output Mode [24].
As mentioned in Section 3.5 the ADC will be operated in modulator output mode,
bypassing the built-in low-pass FIR ﬁlters to minimise the time delay of the ADC. The
output format in modulator mode is a 16-bit twos complement number. The value is,
however, scaled to 15 bits and bits 0 to 3 are always zero [24]. The ADC thus eﬀectively
provides a 12-bit signal. A resistive divider is used to scale the ampliﬁer output signal
to within the maximum input ranges of the ADC. It is clear that the output will have
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to scaled to reﬂect the correct output signal of the ampliﬁer. Figure 5.6 illustrates the
ADC output when a 5 V DC signal is applied to the input. The signal contains a lot of
high-frequency noise, making it impossible to accurately determine the necessary scaling
factor. After passing the signal through a low-pass ﬁlter it is, however, clear that the
output value is 78.19 when applying 5 V to the input and a scaling factor of 0.064 will
have to be implemented in the FPGA. This is in addition to the 1
Vd
scaling factor which
needs to be implemented to compensate for the output stage gain of the system.
The shaping of the quantization noise done by the ADC can be seen in Figure 5.7.
It is clear that the noise proﬁle is relatively ﬂat up until approximately 1.5 MHz. The
quantization noise does, however, rise at higher frequencies with an increase of around
60 dB at half the clock frequency. It will therefore be necessary to implement a low-pass
ﬁlter in the FPGA to attenuate the quantization noise above 1.4 MHz as the unattenuated
high-frequency noise will result in fold back distortion. It is important to remember that
the ADC has an 8 cycle delay therefore contributing 407 ns to the total propagation delay
of the system [20].
5.7 Conclusion
This chapter covered the practical implementation of the system. The diﬀerent hard-
ware components and their speciﬁcations were discussed and an overview of the system
operation was given. The implementation of the digital control system in an FPGA
was done and the next step will be to take measurements and determine the ampliﬁer's
performance.
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Chapter 6
System Validation and Performance
Analysis
6.1 Introduction
This section will cover the validation of the system operation and experimental results
will be presented. A Tektronix TDS 3014C oscilloscope, together with the SignalTap
function of Quartus, is used to perform basic signal measurements which will provide
insight into the operation of the diﬀerent components of the system. The ampliﬁer's
performance will be analysed using an Audio Precision SYS-2722 audio analyser.
6.2 System Validation
6.2.1 Open-Loop Operational Tests
The ﬁrst step in validating the system's operation is to verify that the fundamentals of the
system function correctly. The PWM operation will therefore be tested ﬁrst. A sinusoid
input signal with an amplitude of 0.8 and a frequency of 10 kHz is applied directly to
the PWM input. The sawtooth carrier signal, which is produced by the FPGA, is shown
in Figure 6.1. It is clear that the sawtooth carrier is generated correctly as the value
increases up to 127 (7-bit signal) before being reset to 0. The sawtooth carrier signal also
clearly has a frequency of 768 kHz, which is the required switching frequency.
The digital input signal is initially generated by the Audio Precision SYS-2700 audio
analyser. The signal is then upsampled by the SRC4392 sample rate converter. The
output of the sample rate converter, which is a 24-bit signal sampled at 196.601 kHz,
is shown in Figure 6.2. It is clear that the value of the signal changes at a rate of
74
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Figure 6.1: Sawtooth carrier produced by the FPGA.
196.601 kHz and the values coincide with the expected values, which are the values of a
sinusoid multiplied by 0.8, ﬁtted to a 24-bit signal.
The signal is then upsampled, as discussed in Chapter 5, to produce the input reference
signal which has a sampling frequency of 19.6608 MHz. The output of the upsampler,
and thus the PWM reference signal, is shown in Figure 6.3. The reference signal must,
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Figure 6.2: Input received from sample rate converter.
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Figure 6.3: PWM reference signal.
however, be rescaled to a value between 0 and 127 before being compared to the sawtooth
carrier. The scaled version of the PWM input signal is shown in Figure 6.4.
An example of the PWM output, which is provided by the FPGA and then reclocked
by external ﬂip-ﬂops, is shown in Figure 6.5. It is clear that the '1' output provided by
the FPGA translates to a 3.3 V ﬂip-ﬂop output. This PWM output is then used as input
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Figure 6.4: Scaled PWM reference signal.
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Figure 6.5: PWM output signal example.
to the power switching stage, of which the output is shown in Figure 6.6. The output
produces a sinusoidal signal with the same frequency as the input signal (10 kHz). The
high-frequency voltage ripple, which is present due to the switching of the ampliﬁer, is
clearly visible. The signal also has a small DC oﬀset, which is to be expected as it is
currently an open-loop system with no controller added.
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Figure 6.6: Open-loop output signal with 10 kHz input signal.
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It is clear that the basic system consisting of a digital input signal, upsampler, PWM
and output stage operates correctly. The next step is to implement a closed-loop system
by using the ADC to provide output feedback to the FPGA.
6.2.2 Closed-Loop Operational Tests
The system will now be expanded by including a feedback loop. The ADC will be used
to digitise the output signal making it possible to compare the output signal to the
input signal and determine an error signal. As discussed in Section 5.6, the noise ﬂoor
of the ADC starts to rise at approximately 1.5 MHz. The low-pass ﬁlter discussed in
Section 3.5.3 is therefore included to attenuate the high-frequency noise induced by the
ADC.
The system is once again tested with a sinusoidal input signal with a frequency of
10 kHz and amplitude of 0.8. The 12-bit digitised signal provided by the ADC is shown
in Figure 6.7. The signal contains a notable amount of high-frequency noise, as expected.
The feedback signal is then scaled and subtracted from the input signal to determine
an error signal. The error signal is shown in Figure 6.8. The blue signal illustrates the
error signal before the low-pass ﬁlter and the red signal shows the output of the low-pass
ﬁlter. It is clear that the low-pass ﬁlter attenuates the high-frequency noise of the ADC.
The ampliﬁer output, measured with an oscilloscope, is shown in Figure 6.9. The high-
frequency voltage ripple is once again evident. There is also an amplitude discrepancy.
The expected output is a sinusoid with a maximum value of 12 V, while the output
0.0 0.5 1.0 1.5 2.0 2.5 3.0
Time (s) ×10−4
−200
−150
−100
−50
0
50
100
150
200
A
m
pl
itu
de
Figure 6.7: Output signal measured by ADC (10 kHz).
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Figure 6.8: Filtered and unﬁltered error signal.
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Figure 6.9: Output of the closed-loop ampliﬁer with a 10 kHz sinusoid input.
currently has a maximum value of approximately 6 V with a small DC oﬀset. This is
once again due to the fact that the system does not contain a controller and therefore
does not track the reference signal accurately. It is clear that the basic ampliﬁer operates
correctly. The infrastructure is thus ﬁrmly in place to implement a controller. The
performance of the ampliﬁer will then be determined using the SYS-2722 audio analyser.
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6.3 Performance Analysis
In this section the performance of the ampliﬁer is analysed. This is done obtaining a
range of diﬀerent measurements using the Audio Precision SYS-2700 audio analyser. This
instrument speciﬁcally focusses on the audio band (20 Hz to 20 kHz) as these are the only
frequencies audible to the human ear. The output of the ampliﬁer is passed through an
AUX-0025 switching ampliﬁer measurement ﬁlter before presented to the audio analyser.
Unless stated otherwise, the measurements are conducted with a sinusoid input with an
amplitude of 0.8 and a frequency of 1 kHz.
The output of the open-loop system, where the reference signal is directly compared to
the sawtooth carrier as discussed in Section 6.2, is shown in Figure 6.10. It is important to
note that the high-frequency voltage ripple is no longer visible and that the system does
not have a DC oﬀset (as was the case in Figure 6.6). This is due to the bandwidth ﬁltering
which is done by the audio analyser. The FFT of the output is shown in Figure 6.11. The
fundamental component is clearly visible at 1 kHz, with plenty of higher order harmonics
also visible. The noise ﬂoor is situated at approximately −80 dBV. This is expected
as the system currently has no controller or feedback loop. The system has a THD+N
measurement of 0.6 %.
The closed-loop system output, with a low-pass ﬁlter included as discussed in Sec-
tion 6.2, is shown in Figure 6.12. It is once again clear that the maximum amplitude of
Figure 6.10: Open-loop output with 1 kHz input.
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Figure 6.11: FFT of open-loop output with 1 kHz input.
the output is smaller than the expected value of 12 V. The FFT, as shown in Figure 6.13,
illustrates that the higher-order harmonics of the system are a lot smaller than that of
Figure 6.12: Closed-loop output with 1 kHz input.
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Figure 6.13: FFT of closed-loop output with 1 kHz input.
the open-loop system. This is conﬁrmed when looking at the THD+N measurement of
the system, which is now 0.5 %. The noise ﬂoor is situated at −75 dBV. This is slightly
higher than the open-loop system and is due to the noise induced by the ADC.
The ﬁrst controller to be implemented will be an unconditionally stable one. The poles
of the system remain in the same location, but the zero positions are slightly altered to
ensure that the system remains stable at a low gain. This will make it possible to test
the system with a gain which starts low, and is then ramped up to obtain the optimal
gain for operation. The main goal of this is to verify that the method used to implement
the controller is correct. The closed-loop magnitude response of the system with the
low-gain controller is shown in Figure 6.14. It can be seen that certain frequencies will
be dampened, while other will be ampliﬁed. The output of the ampliﬁer, with a 1 kHz
sinusoidal input, is shown in Figure 6.15.
It is noted that the peak amplitude is much lower than what would be expected with
a high-gain controller. This is in agreement with what is shown in Figure 6.14 in terms of
the controller damping certain frequencies. In the FFT of the output signal, as illustrated
by Figure 6.16, there are two downward spikes at 10.6 kHz and 17.8 kHz. This conﬁrms
the correct placement of the two complex pole pairs at those frequencies and coincides
well with the FFTs determined during simulation. The correct implementation of the
controller is further veriﬁed by changing the frequency of the reference input signal to
15 kHz. The output, where the amplitude of the signal once again coincides with the
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Figure 6.14: Closed-loop magnitude response of system with low-gain controller.
Figure 6.15: Ampliﬁer output with low-gain controller (1 kHz input).
magnitude response of the system, is shown in Figure 6.17. The frequency response of
the system is shown in Figure 6.18. This also coincides with the designed closed-loop
magnitude response of the system as the frequencies in the lower half of the audio band
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Figure 6.16: FFT of ampliﬁer output with low-gain controller (1 kHz input).
Figure 6.17: Ampliﬁer output with low-gain controller (15 kHz input).
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Figure 6.18: Frequency response of low-gain controller.
are more attenuated than those in the upper half of the audio band. The inﬂuence that
the two complex pole pairs in the audio band has on the amplitude of the output is also
evident.
The validation of system operation and controller implementation is now complete.
The next step is to attempt to implement the high-gain controller designed in Chapter 3,
which will ensure the ampliﬁer provides high-quality audio.
During the implementation of the low-gain controller, it was seen that as the gain
was increased, stability became a problem. The system became unstable at lower gain
values than expected. It was also found that the variable sizes of the digital integrators
(implemented as accumulators) played a massive role in the stability of the system. If
the variable sizes were too large the system would often become unstable, while making
the variable size too small would cause the integrators to saturate. Saturated integrators
reduce the ampliﬁer's performance.
It was seen in Chapter 4 that the designed system is not stable without ripple com-
pensation. The pre-distorted sawtooth carrier, which is used to implement the ripple
compensation, was measured on the FPGA using the SignalTap function and can be seen
in Figure 6.19. The signal is almost identical to the simulated pre-distorted sawtooth
carrier seen in Figure 5.5. The only diﬀerence being the amplitude scaled to the appro-
priate level inside the FPGA. When subtracting the pre-distorted sawtooth carrier from
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Figure 6.19: Pre-distorted sawtooth carrier used for ripple compensation.
the pole-cancellation ﬁlter output, it is important to incorporate the time delay of the
system to ensure the signals are in phase. Otherwise, the ripple compensation will have
minimal to no eﬀect and could potentially cause the system to become unstable.
When an attempt was made to implement the high-gain controller designed in Chap-
ter 3, the system was found to be unstable even with ripple compensation. It was found
that the system is only stable once the integrator variable values were decreased, there-
fore saturating the integrators. This was still the case even after the anti-windup scheme
discussed in Section 2.6 was implemented.
The possibility that the ampliﬁer becomes unstable during startup, and then remains
in that state, was also investigated. This possibility was nulliﬁed by implementing an
activate button for the ampliﬁer. The control system does therefore not receive any
feedback or produce any PWM output until the startup procedures of the ampliﬁer are
complete, after which the user can activate the ampliﬁer using an external button. A
soft-start was also implemented with the user having control over the gain of the system
via another external button. The other potential cause of instability, is the time delay
of the system. The propagation delay has an inﬂuence on the z-domain pole mapping.
The system can therefore potentially be unstable to the design not compensating for the
correct propagation delay. The design of the system was altered to compensate for both
longer and shorter propagation delays with no success.
In spite of all these attempts to stabilise the system, it remained unstable. The design
was optimised by slightly changing the zero positions and altering the size of the integrator
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variable sizes to provide the best possible results, given that the system remains stable.
The rest of the chapter will discuss the stable ampliﬁer's performance.
The optimised ampliﬁer is found to be stable with and without ripple compensation.
Figure 6.20 illustrates the FFT of the output signal without ripple compensation, given a
sinusoid with a frequency of 1 kHz (amplitude remains 0.8). The fundamental component
is clearly visible with multiple harmonics also present. These harmonics are decreased
when ripple compensation is added as shown in Figure 6.21, where the FFT of the output
signal is shown with ripple compensation implemented.
To further demonstrate the correct operation of the ampliﬁer, the frequency of the
input signal is changed to 6 kHz. The FFT of the output signal is shown in Figure 6.22.
The fundamental component is clearly visible with the same amplitude as when the
reference signal had a frequency of 1 kHz. Higher order harmonics are also visible. A
two-tone signal, with frequencies of 18 kHz and 19 kHz, was also supplied as a reference
signal. The FFT of the output is shown in Figure 6.23.
In all four the above mentioned FFTs, the noise ﬂoor is situated at approximately
−75 dB. This is a lot higher than the desired noise ﬂoor. This is due to the fact that the
system becomes unstable once the gain is notably increased. The system does therefore
not possess the gain to adequately attenuate the noise in the audio band. The frequency
response is shown in Figure 6.24. The frequency response shows a sharp drop at fre-
Figure 6.20: FFT of output signal without ripple compensation with 1 kHz input.
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Figure 6.21: FFT of output signal with ripple compensation with 1 kHz input.
Figure 6.22: FFT of output signal with ripple compensation with 6 kHz input.
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Figure 6.23: FFT of output signal with two-tone input signal (18 kHz and 19 kHz).
quencies below 1 kHz. This is expected as the noise ﬂoor of the FFTs also illustrate
a decreased level at these low-frequencies, meaning the ampliﬁer has a slightly higher
gain in this region. The frequency response then slowly increases along with frequency,
resulting in a variation of approximately 1 dBV from frequencies of 1 kHz and higher.
The THD+N of the system is ﬁrstly measured as a function of frequency and is shown
in Figure 6.25. The THD+N value remains below 0.5 % up until approximately 6 kHz,
where it starts to increase dramatically and decreases again below 0.5 % at approximately
17 kHz. The sharp peak at roughly 14 kHz is due to large second-order harmonics, which
are not within the audio band.
The THD+N is secondly measured as a function of power. The load has a value of
8.2 Ω. It is clear that as the power, and thus the amplitude of the input signal, increases,
the THD+N decreases. This is to be expected as an increase in the input signal will lead
to an increased fundamental component of the output. The THD+N starts at 1.4 % at
low power, before decreasing to below 0.4 % at 6 W.
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Figure 6.24: Frequency response.
Figure 6.25: THD+N as a function of frequency with an input amplitude of 0.8.
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Figure 6.26: THD+N as a function of power with 1 kHz input and an 8.2 Ω load.
6.4 Conclusion
This section discussed the validation of the system operation and analysed the ampliﬁer's
performance. A low-gain controller was initially implemented to verify the correct oper-
ation of the system. This was successful and conﬁrmed that the baseline infrastructure
of the practical implementation in terms of hardware and software is correct.
The high-gain controller designed in Chapter 3 proved to be unstable. Various at-
tempts were made to stabilise the system to no avail. The system was then slightly altered
to ensure stable operation. Measurements were taken to determine the ampliﬁer's per-
formance. The ampliﬁer's performance did not come close to the desired state-of-the-art
performance. This is largely due to the fact that the integrators saturated or the system
became unstable when the gain was increased to high levels, resulting in poor perfor-
mance. This occurred most likely due to an error in the digital scaling of the system
gain. This implies that there is a discrepancy between the gain thought to be imple-
mented, and the actual implemented gain. A high system gain is key to the ampliﬁer's
performance as this ensures that the noise is adequately attenuated. The instability could
also potentially have occurred to the incorrect calculation of the total propagation delay
of the system. The exact calculation of the system propagation delay will have to be
investigated in further work.
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Chapter 7
Conclusions
7.1 Overview
7.1.1 Design
In Chapter 3, the system was successfully designed ensuring that the system met the
design requirements. These were a stability margin of at least 3 dB and an open-loop
controller gain of 50 dB or more throughout the audio band. An accurate discrete-time
domain comparator model was successfully used during the design. The closed-loop re-
sponse of the system was analysed and found to be adequate. A mathematical expression
for the PWM input signal was derived. This was used to determine the small-signal com-
parator gain. The optimal controller topology for the speciﬁc project was also chosen.
7.1.2 Simulation
The system was simulated in Chapter 4. The Simulink simulation model included the
sigma-delta analogue-to-digital converter and ripple compensation was implemented to
ensure a constant small-signal gain. This ensured that the system remained stable as
the small-signal gain could accurately be compensated for. Using a bifurcation diagram,
it was found that the root-locus design predicted the stability margin of the system
correctly. The FFT of the output signal clearly illustrated that the controller adequately
attenuated the noise in the audio band. It can therefore be assumed that the design and
simulation of the system was successful and met all pre-determined requirements.
7.1.3 Practical Implementation and Measurements
Chapter 5 and 6 discussed the practical implementation of the system and its perfor-
mance. The system was implemented as set out in the initial objectives, using only an
92
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FPGA (with peripheral components), a sigma-delta analogue-to-digital converter and an
output stage. The basic system infrastructure was successfully implemented. The high-
gain controller, designed in Chapter 3, proved to be unstable. The system remained
unstable with diﬀerent designs and proved to be unstable at unexpected system gain val-
ues. This was potentially due to a discrepancy in the gain thought to be implemented and
the actual implemented gain. This is possibly due to an error in the digital scaling of the
signals inside the FPGA. The instability could potentially also be caused by the incorrect
calculation of the propagation delay of the system as this inﬂuences the placement of the
z-domain zeros. The state-of-the-art audio performance, stipulated in Section 1.3, was
therefore not achieved.
An ampliﬁer with lower performance standards was, however, successfully imple-
mented conﬁrming the validity of the design approach and implementation method. The
ampliﬁer produced low audio performance due to not having enough gain to adequately
attenuate the noise in the audio band. The performance of the system was also decreased
by the saturation of the controller integrators.
The successful design, simulation and to a lesser extent implementation of the digitally
controlled class-D ampliﬁer proves that with further work the ampliﬁer can be improved
to provide state-of-the-art audio performance and eventually be implemented in a single
IC.
7.2 Future work and Improvements
In future work it will be necessary to investigate the digital scaling of the signals. A
potential option is to implement the MATLAB ﬁxed-point tool during simulation. This
will provide a more accurate presentation of the digital variable sizes and diﬀerent scaling
coeﬃcients present during the practical implementation. This could potentially solve the
gain implementation problem.
The implementation of the anti-windup scheme and digital ﬁlters should also be inves-
tigated further in order to minimise the time delay which they contribute to the system.
A method can also be devised to ensure that the propagation delay of the system is cal-
culated accurately as this could also be a reason for the instability of high-gain systems.
Once the ampliﬁer achieves state-of-the-art performance, the VHDL code can be used to
manufacture a single IC. This will include both the controller and the ADC, ensuring the
ampliﬁer consists of a single IC and an output stage.
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MATLAB design scripts
Basic System Initialisation
s = t f ( ' s ' ) ;
% Output s tage
Lo = 20.83 e−6;
Co = 2.04 e−6;
Ro = 8 . 2 ;
Vd = 15 ;
Tdelay = 650e−9;
Kss = 1 . 6 7 9 ;
% Output f i l t e r model
H f i l t e r = (1/(Lo*Co) ) / ( s^2 + s /(Ro*Co) + 1/(Lo*Co ) ) ;
H f i l t e r z = c2d ( H f i l t e r , ( 1/19 . 6608 e6 ) ) ;
[ numest , denest ] = t fda ta ( H f i l t e r z , ' v ' ) ;
% LC Pole Cance l l a t i on
CancFil = 6295.0713 *( s^2 + 2.83 e005* s + 2.127 e010 )
/ ( s^2 + 2.362 e007* s + 1.395 e014 ) ;
CancFilz = c2d ( CancFil , ( 1/19 . 6608 e6 ) ) ;
[ numCFil , denCFil ] = t fda ta ( CancFilz , ' v ' ) ;
% ADC low−pass f i l t e r
ADLPFs = 0.0014332* ( s^2 + 3.822 e008* s + 3.655 e016 )
/ ( s^2 + 5.503 e006* s + 5.221 e013 ) ;
ADLPFz = c2d (ADLPFs, ( 1/19 . 6608 e6 ) ) ;
[numADL, denADL ] = t fda ta (ADLPFz, ' v ' ) ;
S isteem = H f i l t e r *Vd;
Gain = 68 ;
Total = Sisteem *Gmanual*ADLPFs*CancFil*Gain*Kss ;
% Impulse i nva r i anc e trans form
Ts = 1/(768 e3 ) ;
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[ num, den ] = t fda ta ( Total , ' v ' ) ;
[ r , p , k ] = residue (num, den ) ;
pdel = exp(−p*Tdelay ) ;
pd = exp(p*Ts ) ;
rd = Ts*pd .* r .* pdel ;
[ numz , denz ] = residue ( rd , pd , 0 ) ;
Gz = t f ( real (numz) , real ( denz ) ,Ts ) ;
Controller design
clear a1 a2 a3 a4 a5 a1r a2r a3r a4r a5r ;
Ts = 1/(19 .6608 e6 ) ;
z = t f ( ' z ' ,Ts ) ;
s = t f ( ' s ' ) ;
poo l f r ek1 = 10 .6 e3 ;
poo l f r ek2 = 17 .8 e3 ;
gamma1 = (2*pi* poo l f r ek1 )^2 ;
gamma2 = (2*pi* poo l f r ek2 )^2 ;
% s−domain zero p o s i t i o n s
zero1 = −1.3814 e005 + 1.1289 e005* j ;
ze ro2 = −1.3814 e005 − 1 .1289 e005* j ;
ze ro3 = −2.2498 e005 + 1.4999 e005* j ;
ze ro4 = −2.2498 e005 − 1 .4999 e005* j ;
% determine equat ion f o r d e s i r ed zero p o s i t i o n s
WantedEq = ( s − zero1 )* ( s − zero2 )* ( s − zero3 )* ( s− zero4 ) ;
[ num3 , den3 ] = t fda ta (WantedEq , ' v ' ) ;
c o e f 1 s = num3 ( 1 ) ;
c o e f 2 s = num3 ( 2 ) ;
c o e f 3 s = num3 ( 3 ) ;
c o e f 4 s = num3 ( 4 ) ;
c o e f 5 s = num3 ( 5 ) ;
a1 = 1 ;
a2 = coe f 2 s *a1 ;
a3 = ( co e f 3 s − gamma1 − gamma2)* a1 ;
a4 = ( co e f 4 s − ( a2/a1*gamma2) )* a1 ;
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a5 = ( co e f 5 s − (gamma1*gamma2) − ( a3/a1*gamma2) )* a1 ;
k1c = s^2 + gamma1 ;
k2c = s^2 + gamma2 ;
% s−domain c o n t r o l l e r t r a n s f e r func t i on
Gmanual = ( a1*k1c*k2c + a2* s *k2c + a3*k2c + a4* s + a5 )/ ( s *k1c*k2c ) ;
% Determine de s i r ed z−domain c o n t r o l l e r t r a n s f e r func t i on
Gcontrol = c2d (Gmanual*Gain , ( 1 / ( 19 . 6 608 e6 ) ) ) ;
[ num2 , den2 ] = t fda ta ( Gcontrol , ' v ' ) ;
% Plac ing z−domain po l e s
gamma1z = 1.147515625 e−005;
gamma2z = 3.235903225 e−005;
k1 = ( z−1)^2 + gamma1z ;
k2 = ( z−1)^2 + gamma2z ;
co e f 1 z = num2 ( 2 ) ;
c o e f 2 z = num2 ( 3 ) ;
c o e f 3 z = num2 ( 4 ) ;
c o e f 4 z = num2 ( 5 ) ;
c o e f 5 z = num2 ( 6 ) ;
% determine c o e f f i c i e n t s to implement c o n t r o l l e r in chain o f i n t e g r a t o r form
a1r = coe f 1 z ;
a2r = coe f 2 z + 4* a1r ;
a3r = coe f 3 z − a1r *(6 + gamma1z + gamma2z) + 3* a2r ;
a4r = coe f 4 z − a1r*(−4−2*gamma1z − 2*gamma2z) − a2r *(3 + gamma2z) + 2* a3r ;
a5r = coe f 5 z − a1r *(1 + gamma1z + gamma2z + gamma1z*gamma2z)
− a2r*(−1 − gamma2z) − a3r *(1 + gamma2z) + a4r ;
% v e r i f y c a l c u l a t i o n o f c o e f f i c i e n t s
Gzman = ( a1r *k1*k2 + a2r *( z−1)*k2 + a3r *k2 + a4r *( z−1) + a5r ) / ( ( z−1)*k1*k2 ) ;
[ num1 , den1 ] = t fda ta (Gzman, ' v ' ) ;
PWM input gradient calculation
s= t f ( ' s ' ) ;
Ts = 1/(768 e3 ) ;
A = zeros ( 1 , 98304 ) ;
B = zeros ( 1 , 98304 ) ;
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% System d e f i n i t i o n
Gtot = H f i l t e r *Gmanual*CancFil*ADLPFs*Vd*Kss ;
% Obtain data from TF
[num1 , den1 ] = t fda ta (Gtot , ' v ' ) ;
% Expand in to p a r t i a l f r a c t i o n s
[ r1 , p1 , k1 ] = residue (num1 , den1 ) ;
yu i t = 0 ;
y a f u i t = 0 ;
k = r1 ;
a = p1 ;
k in t = k ( 1 1 ) ;
i = length ( a ) ;
% In t e g r a t i on constant o f output
c = (2*k ) . / ( a . * ( exp(−a .*Ts/2)−exp( a .*Ts / 2 ) ) ) ;
% In t e g r a t i on constant o f g rad i en t
f = (2*k ) . / ( exp(−a .*Ts/2)−exp( a .*Ts / 2 ) ) ;
% Time vec to r
t = (−Ts /2 ) : 1 / ( 98 . 3 04 e6 ) : ( Ts/2−1/(98.304 e6 ) ) ;
for n = 1 : i−1
y = c (n)*exp( a (n)* t ) + (2*k (n)* t )/ ( a (n)*Ts)+ (2*k (n ) ) / ( a (n)^2*Ts) ;
yu i t = yu i t + y ;
yaf = f (n)*exp( a (n)* t ) + 2*k (n )/ ( a (n)*Ts ) ;
y a f u i t = ya f u i t + yaf ;
end
y int = −k int * t .^2/Ts ;
y a f i n t = −2*t .* k int /Ts ;
yu i t = yu i t + y int ;
y a f u i t = ya f u i t + ya f i n t ;
for r = 0:767
for p = 1:128
A(128* r+p) = yu i t (p ) ;
B(128* r+p) = ya f u i t (p ) ;
C(128* r+p) = ya f u i t ( 6 9 ) ;
end
end
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